Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-01-07
2000-09-19
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711144, 711141, 711119, G06F 1212
Patent
active
061227110
ABSTRACT:
Flush apparatus for a dual multi-processing system. Each dual multi-processing system has a number of processors, with each processor having a store in first-level write through cache to a second-level cache. A third-level memory is shared by the dual system with the first-level and second-level caches being globally addressable to all of the third-level memory. Processors can write through to the local second-level cache and have access to the remote second-level cache via the local storage controller. A coherency scheme for the dual system provides each second-level cache with indicators for each cache line showing which ones are valid and which ones have been modified or are different than what is reflected in the corresponding third level memory. The flush apparatus uses these two indicators to transfer all cache lines that are within the remote memory address range and have been modified, back to the remote memory prior to dynamically removing the local cache resources due to either system maintenance or dynamic partitioning. The flush apparatus prevents the loss of system data during such a process due to the inherent nature of a store in second level cache.
REFERENCES:
patent: 3848234 (1974-11-01), MacDonald
patent: 4713751 (1987-12-01), Dutton et al.
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5045996 (1991-09-01), Barth et al.
patent: 5056002 (1991-10-01), Watanabe
patent: 5136700 (1992-08-01), Thacker
patent: 5197146 (1993-03-01), LaFetra
patent: 5214770 (1993-05-01), Ramanujan et al.
patent: 5253353 (1993-10-01), Mogul
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5276836 (1994-01-01), Fukumaru et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5357623 (1994-10-01), Megory-Cohen
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5581727 (1996-12-01), Collines et al.
patent: 5603005 (1997-02-01), Bauman et al.
patent: 5644753 (1997-07-01), Ebrahim et al.
patent: 5666514 (1997-09-01), Cheriton
patent: 5737757 (1998-04-01), Hassoun et al.
patent: 5778433 (1998-07-01), Collins et al.
Bauman Mitchell A.
Englin Donald C.
Mackenthun Donald W.
Johnson Charles A.
Peikari B. James
Starr Mark T.
Unisys Corporation
LandOfFree
Method of and apparatus for store-in second level cache flush does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of and apparatus for store-in second level cache flush, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and apparatus for store-in second level cache flush will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1084000