Microcontroller having a page address mode

Details Microcontroller having a page address mode Microcontroller having a page address mode

1997-10-14

2000-01-04

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

711 2, 711 5, 711152, 711154, G06F 1202

Patent

active

060121289

ABSTRACT:
A microcontroller with a page zero mode where a memory address space is restricted to one page of a multiple page address space to produce improved performance. Address mapping logic and memory segment selection logic limits addresses to the least significant 16 bits of a possible 24 bit address. Different or alternate microcode program controlled instruction sequences with eliminated high order address clock cycles are used in the page zero mode.

REFERENCES:
patent: 4937820 (1990-06-01), Kawula
patent: 5274786 (1993-12-01), Diehl
patent: 5392406 (1995-02-01), Petersen et al.
patent: 5446898 (1995-08-01), Bealkowski et al.
patent: 5479641 (1995-12-01), Nadir et al.
patent: 5483646 (1996-01-01), Uchikoga
patent: 5642491 (1997-06-01), Rose et al.
patent: 5659713 (1997-08-01), Goodwin et al.
patent: 5737604 (1998-04-01), Miller et al.
patent: 5758124 (1998-05-01), Ogata et al.
Philips. "8051-based 8-bit Microcontrollers" Data Handbook, 1991.

Affiliated with

Also associated with

Rating

Microcontroller having a page address mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcontroller having a page address mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcontroller having a page address mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1081032