Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-06-20
2000-01-04
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711126, 711118, G06F 1200
Patent
active
060121254
ABSTRACT:
A decoded instruction cache which stores both directly executable and microcode instructions for concurrent dispatch to a plurality of issue positions. An instruction address required by a superscalar microprocessor is first presented to the decoded instruction cache. If the address is not present in the decoded instruction cache, the instruction bytes are retrieved either from an instruction cache or main memory. In either case, a group of instruction bytes are conveyed to an early decode unit, which performs partial decoding on the instructions therein. These partially decoded instructions are conveyed to the decoded instruction cache for storage. If the first instruction conveyed from the group of instruction bytes is a directly executable instruction, the partially decoded information corresponding to the first instruction is stored in a cache line selected according to the opcode of the first instruction. Directly executable instructions subsequent to the first instruction in the group of instruction bytes may be stored in succeeding locations in the same cache line. If the first instruction is a microcode instruction, operand information provided by the early decode unit is stored to one or more cache lines including directly executable instructions which, when executed, effectuate the operation of that microcode instruction. When a read is performed on a valid line in the decoded instruction cache, partially decoded instructions already aligned for dispatch are conveyed to a plurality of issue positions.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4437149 (1984-03-01), Pomerane et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5353419 (1994-10-01), Touch et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5669011 (1997-09-01), Alpert et al.
patent: 5822559 (1998-10-01), Narayau et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Advanced Micro Devices , Inc.
Cabeca John W.
Langjahr David
Merkel Lawrence J.
LandOfFree
Superscalar microprocessor including a decoded instruction cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar microprocessor including a decoded instruction cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor including a decoded instruction cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1081010