Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Patent
1997-09-17
2000-09-19
Lam, Tuan T.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
327281, H03K 513
Patent
active
061218111
ABSTRACT:
A high resolution variable time delay circuit is disclosed. In one embodiment, a current digital to analog converter (DAC) is used to sequentially charge two capacitors having similar capacitance construction. A threshold level capacitor provides the threshold level to a comparator, and a ramping capacitor is used for ramping to the threshold to provide a delay time. The comparator provides a delayed pulse using the threshold level provided by the threshold level capacitor and the ramp provided by the ramping capacitor. Thus, resolution is better than that provided by digital elements alone. This circuit also automatically cancels errors due to capacitance variations and unit current variation of the DAC introduced during the manufacturing process. In another embodiment a single capacitor is used in combination with two current DACs and a comparator to provide a controllable time delay.
REFERENCES:
patent: 3906247 (1975-09-01), Heffner
patent: 4438404 (1984-03-01), Philipp
patent: 4645958 (1987-02-01), Suzuki et al.
patent: 4736118 (1988-04-01), Fischer
patent: 4746823 (1988-05-01), Lee
patent: 5015892 (1991-05-01), Parsi et al.
patent: 5138204 (1992-08-01), Imamura et al.
patent: 5175452 (1992-12-01), Lupi et al.
patent: 5355038 (1994-10-01), Hui
patent: 5379321 (1995-01-01), Girmay
patent: 5382921 (1995-01-01), Estrada et al.
patent: 5502419 (1996-03-01), Kawasaki et al.
Brooktree.RTM., "Bt601--20 ps Resolution 10KH ECL Compatible Dynamically Programmed Timing Edge Vernier," Brooktree Corporation, Chapter 7, 7-5-7-12.
IBM Technical Bulletin Disclosure, vol. 20, No. 12, May 1978 "Electronic Sequencer with Programable Time Delays" by H. A. Higuchi.
"Multiple Time Delay Generator", ETI Circuit Supplement vol. 10, No. 11, Nov. 1981.
Kawata Izumi
Scott Baker
Crystal Semiconductor Corporation
Lam Tuan T.
Violette J. P.
LandOfFree
Variable time delay circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable time delay circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable time delay circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1077067