Register file capable of high speed read operation

Details Register file capable of high speed read operation Register file capable of high speed read operation

1990-10-23

1992-09-22

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

365156, G11C 700

Patent

active

051503263

ABSTRACT:
In a matrix array of registers, each register includes a latch having first and second terminals. First and second write transfer gates are responsive to a potential at a write address line for establishing a path from a first write data line to the first terminal of the latch and a path from a second write data line to the second terminal of the latch. A first junction is formed between series-connected N-channel MOS transistors whose gates are respectively coupled to the first and second terminals of the latch, and a second junction is likewise formed between series-connected N-channel MOS transistors whose gates are respectively coupled to the first and second terminals of the latch. First and second read transfer gates are respectively formed by N-channel MOS transistors which are responsive to a potential at a read address line for establishing a path from the first junction to a first read data line and a path from the second junction to a second read data line.

REFERENCES:
patent: 4873665 (1989-10-01), Jiang et al.

Affiliated with

Also associated with

Rating

Register file capable of high speed read operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register file capable of high speed read operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file capable of high speed read operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1074721