Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-12-22
2000-09-12
Nguyen, Hiep T.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711136, 711137, 711122, 711129, 711134, 711135, 711144, G06F 1208
Patent
active
061192058
ABSTRACT:
A cache system including a data cache memory comprising a plurality of cache lines. A tag store has an entry representing each line in the cache memory where each entry comprises tag information for accessing the data cache. The tag information includes state information indicating whether the represented cache line includes dirty data. A speculative write back unit monitors the state information and is operative to initiate a write back of a cache line having more than a preselected amount of dirty data.
REFERENCES:
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5542066 (1996-07-01), Mattson et al.
patent: 5581725 (1996-12-01), Nakayama
patent: 5634109 (1997-05-01), Chen et al.
patent: 5802559 (1998-09-01), Bailey
patent: 5829010 (1998-10-01), Cherabuddi
patent: 5860110 (1999-01-01), Fukui et al.
patent: 5895488 (1999-04-01), Loechel
Hetherington Ricky C.
Kasinathan Meera
Pong Fong
Wicki Thomas M.
McKay Philp
Nguyen Hiep T.
Sun Microsystems Inc.
LandOfFree
Speculative cache line write backs to avoid hotspots does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Speculative cache line write backs to avoid hotspots, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speculative cache line write backs to avoid hotspots will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-105882