Method and apparatus for cache memory replacement line identific

Details Method and apparatus for cache memory replacement line identific Method and apparatus for cache memory replacement line identific

1997-03-24

1998-09-15

Sheikh, Ayaz R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711133, 711144, 711159, 711168, G06F 1212

Patent

active

058095241

ABSTRACT:
A method and apparatus for cache memory replacement line identification have a cache interface which provides a communication interface between a cache memory and a controller for the cache memory. The interface includes an address bus, a data bus, and a status bus. The address bus transfers requested addresses from the controller to the cache memory. The data bus transfers data associated with requested addresses from the controller to the cache memory, and also transfers replacement line addresses from the cache memory to the controller. The status bus transfers status information associated with the requested addresses from the cache memory to the controller which indicate whether the requested addresses are contained in the cache memory. In one embodiment, the data bus also transfers cache line data associated with a requested address from the cache memory to the controller when the requested address hits the cache memory.

REFERENCES:
patent: 4103329 (1978-07-01), Davis et al.
patent: 5045880 (1991-09-01), Evanitsky et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5221953 (1993-06-01), Higaki
patent: 5243381 (1993-09-01), Hube
patent: 5301296 (1994-04-01), Mohri et al.
patent: 5305056 (1994-04-01), Salgado et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5446850 (1995-08-01), Jeremiah et al.
patent: 5584003 (1996-12-01), Yamaguchi et al.
patent: 5587799 (1996-12-01), Kawamura et al.
patent: 5669040 (1997-09-01), Hisatake
Val Popescu, et al., "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.

Affiliated with

Also associated with

Rating

Method and apparatus for cache memory replacement line identific does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for cache memory replacement line identific, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for cache memory replacement line identific will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-104662