Integrated circuit memory device

Details Integrated circuit memory device Integrated circuit memory device

1996-12-03

2000-09-12

Zarabian, A.

Static information storage and retrieval

Addressing

Plural blocks or banks

36523006, 36523004, G11C 800

Patent

active

061187224

ABSTRACT:
An integrated circuit memory device includes a memory cell block including a memory cell array which has a plurality of odd and even numbered subword lines extending therethrough. A first decoder is disposed at a top side of the memory cell block, which receives a first row address and generate a plurality of first control signals in response thereto. A second decoder is disposed at a bottom side of the memory cell block, which receives the first row address and generate a plurality of second control signals in response thereto. A row decoder receives a second row address and generates a word line signal in response thereto. A first driver block including a first plurality of subword line drive circuits adjacent to the memory cell array wherein each of the subword line drive circuits of the first plurality is connected to a respective odd numbered subword line of the memory cell array, and wherein the first plurality of subword line drive circuits drive the respective odd numbered subword lines responsive to odd numbered control signals of the first and the second control signals and the word line signal. A second driver block including a second plurality of subword line drive circuits adjacent to the memory cell array opposite to the first driver block wherein each of the subword line drive circuits of the second plurality is connected to a respective even numbered subword line of the memory cell array, and wherein the second plurality of subword line drive circuits drive the respective even numbered subword lines responsive to even numbered control signals of the first and the second control signals and the word line signal.

REFERENCES:
patent: 4982372 (1991-01-01), Matsuo
patent: 5416748 (1995-05-01), Fujita
patent: 5517457 (1996-05-01), Sakui
patent: 5555529 (1996-09-01), Hose
patent: 5625590 (1997-04-01), Choi

Affiliated with

Also associated with

Rating

Integrated circuit memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-102128