Circuit for generating a delayed standby signal in response to a

Details Circuit for generating a delayed standby signal in response to a Circuit for generating a delayed standby signal in response to a

1996-06-03

1997-10-21

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Signals

3652335, 36518905, G11C 700

Patent

active

056803524

ABSTRACT:
A circuit which responds to an external standby command (a transition in a chip enable signal from an external device) by generating a delayed internal standby signal. The internal standby signal functions by switching selected components of the circuit (such as address buffers) from an active mode to a standby mode. In preferred embodiments, the circuit is a memory circuit implemented as an integrated circuit. The amount of the delay in generating the delayed internal standby signal is selected to achieve a desired decreased average response time to a sequence of commands (such as memory access commands) without excessive power consumption. In embodiments in which the circuit is a memory chip (such as a flash memory chip) having address access time in the range from 60 ns to 80 ns, the delay typically is from about 100 ns to about 200 ns. In some embodiments, the circuit generates two internal standby signals, one delayed relative to the other, in response to an external standby command (a first type of transition in a chip enable signal from an external device). In these embodiments, a first component receives the delayed internal standby signal (and enters a standby mode in response) and a second component receives the non-delayed internal standby signal (and enters a standby mode in response). In response to an external enable command (a second type of transition in the chip enable signal from the external device), the circuit generates two internal enable signals which enable the first and second components substantially simultaneously.

REFERENCES:
patent: 4959816 (1990-09-01), Iwahashi et al.
patent: 4983861 (1991-01-01), Kikuchi et al.
patent: 5524096 (1996-06-01), Roohparvar

Affiliated with

Also associated with

Rating

Circuit for generating a delayed standby signal in response to a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for generating a delayed standby signal in response to a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for generating a delayed standby signal in response to a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1012349