Semiconductor apparatus and read access method

Details Semiconductor apparatus and read access method Semiconductor apparatus and read access method

1997-05-23

2000-12-26

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

711 5, 712 38, G06F 1318

Patent

active

061674931

ABSTRACT:
A CPU performs read access to a plurality of resources. A plurality of buffers connect the plurality of resources to the CPU, respectively. The CPU causes one of the plurality of buffers connected to one of the plurality of resources to be in an active state so that the CPU can perform read access to the one of the plurality of resources via the one of the plurality of buffers, the one of the plurality of resources being given priority.

REFERENCES:
patent: 3896419 (1975-07-01), Lange et al.
patent: 3979726 (1976-09-01), Lange et al.
patent: 4323968 (1982-04-01), Capozzi
patent: 4402041 (1983-08-01), Clark
patent: 4870562 (1989-09-01), Kimoto et al.
patent: 4958276 (1990-09-01), Kiuchi et al.
patent: 5168559 (1992-12-01), Tamura
patent: 5247621 (1993-09-01), Gulick
patent: 5325508 (1994-06-01), Parks et al.
patent: 5355466 (1994-10-01), Iwamoto
patent: 5371869 (1994-12-01), Lee
patent: 5426759 (1995-06-01), Padgaonkar
patent: 5566309 (1996-10-01), Tamura
patent: 5577230 (1996-11-01), Argade et al.
patent: 5644756 (1997-07-01), Harwood, III
patent: 5813043 (1998-09-01), Hes et al.

Affiliated with

Also associated with

Rating

Semiconductor apparatus and read access method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor apparatus and read access method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor apparatus and read access method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1006584