Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1998-01-23
2000-04-25
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing control
Branching
712241, 712228, G06F 1516
Patent
active
060556285
ABSTRACT:
A microprocessor 1 has an instruction fetch/decode unit 10a-c, a plurality of execution units, including an arithmetic and load/store unit D1, a multiplier M1, an ALU/shifter unit S1, an arithmetic logic unit ("ALU") L1, a shared multiport register file 20a from which data are read and to which data are written, and a memory 22. These units form an instruction execution pipeline that operates without interlocks so that nestable delayed branch instructions are provided. The control circuitry for the instruction execution pipeline is operable to begin processing a second branch instruction having a second target address on a pipeline phase immediately after beginning processing of a first branch instruction having a first target address. Furthermore, the control circuitry has no interlock or delay circuitry to condition processing of the second branch instruction based on processing of the first branch instruction, therefore the program counter circuitry receives the second target address on a pipeline phase immediately after receiving the first target address regardless of whether the first branch is taken or not. Thus, one instruction may be executed from the first target branch address and then the execution sequence can be preempted to the second target address.
REFERENCES:
patent: 4722050 (1988-01-01), Lee et al.
patent: 5446849 (1995-08-01), Minagawa et al.
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5796998 (1998-08-01), Levitan et al.
patent: 5909573 (1999-06-01), Sheaffer
Tirumalai et al. (Parallelixation of loops with exits on pipelined architectures) IEEE pp. 200-212, Nov. 1990.
Seshan Natarajan
Simar, Jr. Laurence R.
An Meng-Ai T.
Donaldson Richard L.
Laws Gerald E.
Marshall, Jr. Robert D.
Patel Gautam R.
LandOfFree
Microprocessor with a nestable delayed branch instruction withou does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with a nestable delayed branch instruction withou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with a nestable delayed branch instruction withou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002933