Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Inventor
active
Method of matching layout shapes patterns in an integrated...
Pattern-matching for transistor level netlists
No associations
LandOfFree
Valerie D. Lehner does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Valerie D. Lehner, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Valerie D. Lehner will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2530144