Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Attorney
active
No affiliations
Block connector splitting in logic block of a field...
Block symmetrization in a field programmable gate array
Field programmable digital signal processing array...
Method of reducing test time for NVM cell-based FPGA
Methods for errors checking the configuration SRAM and user...
LandOfFree
Jonathan H. Schafer does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jonathan H. Schafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jonathan H. Schafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2035572