Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
Inventor
active
Circuit and associated methodology
Count calibration for synchronous data transfer between...
Count calibration for synchronous data transfer between...
Detection of bit errors in maskable content addressable...
System and method for dynamically varying a clock signal
No associations
LandOfFree
Benjamin J. Patella does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Benjamin J. Patella, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Benjamin J. Patella will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2411842