Current mirror and/or divider circuits with dynamic current cont

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327538, 323314, 323316, G05F 110

Patent

active

061665908

ABSTRACT:
Circuit useful as current mirror and/or current divider has a circuit topology containing mirror and reference transistor pairs, respectively provided by MOS P and N type transistors for the up and down mirrors. The mirror transistor in each pair is followed by a buffer transistor which provides the current output. The topology obtains equal input and output currents through the DC biasing of the reference and mirror transistors by providing equality of the D to S and G to S voltages operative in both the reference and mirror transistors of both mirrors. The topology provides matched performance for the up and down current mirrors with very high mirroring accuracy, design insensitive up and down mirrored current, excellent operation over a wide power supply range, temperature insensitive precision, and the possibility of conveniently obtaining a wide range of current divisions. This topology is appropriate for those applications in which precise current handling and division is necessary such as high accuracy A/D and D/A converters, reference cells, current subtractors, and high precision current comparators.

REFERENCES:
patent: 4360866 (1982-11-01), Main et al.
patent: 4431986 (1984-02-01), Haque et al.
patent: 4638184 (1987-01-01), Kimura
patent: 4825099 (1989-04-01), Barton
patent: 4933648 (1990-06-01), Frogge
patent: 4973857 (1990-11-01), Hughes
patent: 5045773 (1991-09-01), Westwick et al.
patent: 5475336 (1995-12-01), Singh et al.
patent: 5481179 (1996-01-01), Keeth
patent: 5512816 (1996-04-01), Lambert
patent: 5594382 (1997-01-01), Kato et al.
patent: 5612614 (1997-03-01), Barrett, Jr. et al.
patent: 5625281 (1997-04-01), Lambert
patent: 5680037 (1997-10-01), Carobolante
patent: 5686824 (1997-11-01), Rapp
patent: 5757226 (1998-05-01), Yamada et al.
patent: 5805005 (1998-09-01), Raisinghani et al.
patent: 6002245 (1999-12-01), Sauer
A.B. Grebene, "Bipolar and MOS Analog Integrated Circuit Design", John Wiley & Sons, Inc., 1984, pp. 169-277, 299-303, 771-823.
Toumazou et al., "Analogue IC Design: the current-mode approach", Peter Peregrinus Ltd., London 1990, pp. 238-343, 491-513.
Itakura et al. "High Output-Resistance CMOS Current Mirrors for Low Voltage Applications", IEICE Transactions of Fundamentals, Communications And Computer Sciences, vol. E80-A, No. 1, pp. 203-232, Jan. 1997.
Wasaki et al., "Current Multiplier/Divider Circuit", Electronics Letters, vol. 27, No. 6, pp. 504-506, Mar. 1991.
Zeki et al. "Accurate and high output impedance current mirror suitable for CMOS current output stages", Electronics Letters, vol. 33, No. 12, pp. 1042-1043, Jun. 1997.
Mulder et al. "High-swing cascode MOS current mirror", Electronics Letters, vol. 32, No. 14, pp. 1251-1252, Jul. 1996.
Akiya et al. "High-precision MOS current mirror", IEE Proceedings I, vol. 131, No. 5, pp. 170-175, Oct. 1984.
Serrano et al. "The Active-Input Regulated-Cascode Current Mirror", IEEE Transactions on Circuits and Systems I:Fundamental Theory and Applications, vol. CAS I-41, No. 6, pp. 464-467, Jun. 1994.
Sackinger et al. "A High-Swing, High-Impedence MOS Cascode Circuit", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 289-298, Feb. 1990.
Yang et al. "An Active-Feedback Cascode Current Source", IEEE Transactions on Circuits and Systems, vol. 37, No. 5, pp. 644-646, May 1990.
Zarabadiol et al. "Very-High-Output-Impedance Cascode Current Source/Current Mirrors/Transresistance Stages and Their Applications", International Journal on Circuit Theory and Applications, vol. 20, No. 6, pp. 639-648, Nov.-Dec. 1992.
Lee et al. "A Self-Calibrating 15 Bit CMOS A/D Converter", Proceedings of the IEEE Symposium on VLSI Circuits, pp. 33-34, Jun. 1990.
Lin et al, "A 13 bit 2.5MHz Self-Calibrating Pipeline A/D Converter in 3 mCMOS", Proceedings of the IEEE Symposium on VLSI Circuits, p p. 33-34, Jun. 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Current mirror and/or divider circuits with dynamic current cont does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Current mirror and/or divider circuits with dynamic current cont, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Current mirror and/or divider circuits with dynamic current cont will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-999265

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.