Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-04-01
2000-04-25
Nelms, David
Static information storage and retrieval
Floating gate
Particular biasing
36518514, 36518528, G11C 1604
Patent
active
060551852
ABSTRACT:
The Frohmann-Bentchkowsky EPROM cell is programmed by utilizing biasing voltages which are sufficient to induce hot punchthrough holes to flow from the source region to the drain region, and insufficient to induce avalanche breakdown at the drain-to-semiconductor material junction. In addition, the Frohmann-Bentchkowsky EPROM cell is programmable with CMOS compatible voltages by forming the physical floating gate length of the cell to be less than the minimum physical gate length of the CMOS devices.
REFERENCES:
patent: 3774087 (1973-11-01), Pepper
patent: 3952325 (1976-04-01), Beale et al.
patent: 4142251 (1979-02-01), Mintz
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4271420 (1981-06-01), Chikamura et al.
patent: 4742491 (1988-05-01), Liang et al.
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4931847 (1990-06-01), Corda
patent: 5021848 (1991-06-01), Chiu
patent: 5251169 (1993-10-01), Josephson
patent: 5416738 (1995-05-01), Shrivastava
patent: 5557567 (1996-09-01), Bergemont et al.
patent: 5587949 (1996-12-01), Bergemont et al.
patent: 5592001 (1997-01-01), Asano
patent: 5594685 (1997-01-01), Bergemont et al.
patent: 5612914 (1997-03-01), Liu et al.
patent: 5633518 (1997-05-01), Broze
patent: 5636162 (1997-06-01), Coffman et al.
patent: 5681118 (1997-11-01), Chang
patent: 5761121 (1998-06-01), Chang
patent: 5812452 (1998-09-01), Hoang
patent: 5862082 (1999-01-01), Dejenfelt et al.
patent: 5896315 (1999-04-01), Wong
D. Frohmann-Bentchkowsky, "A Fully Decoded 2048-bit Electrically-Programmable MOS-ROM," 1971 IEEE International Solid-State Circuits Conference, Feb. 18, 1971, ISSCC Digest of Technical papers, pp. 80-81; p. 200, Univ. of Pennsylvania.
D. Frohmann-Bentchkowsky, "A Fully Decoded 2048-bit Electrically-Programmable MOS-ROM," 1971 IEEE International Solid-State Circuits Conference, Feb. 18, 1971, ISSCC Digest of Technical papers, pp. 80-81; p. 200, Univ. of Pennsylvania.
Bergemont Albert
Kalnitsky Alexander
Auduong Gene N.
National Semiconductor Corporation
Nelms David
LandOfFree
Single-poly EPROM cell with CMOS compatible programming voltages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-poly EPROM cell with CMOS compatible programming voltages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-poly EPROM cell with CMOS compatible programming voltages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-998920