Boots – shoes – and leggings
Patent
1981-08-06
1984-07-24
Heckler, Thomas M.
Boots, shoes, and leggings
G06F 938, G06F 922
Patent
active
044620730
ABSTRACT:
Therein is disclosed high speed digital computer system architecture. System architecture includes a processor for processing machine language digital data and a memory for storing at least machine language instructions for use by the processor. Instructions or data are transmitted between memory and processor by memory input and output busses. Signals are transmitted between computer system and external devices by I/O apparatus. Instruction pre-fetch circuitry is disclosed for fetching from memory, and storing, instructions in advance of instructions being executed by the processor. Also disclosed are a high speed memory and memory input and output busses providing high memory bus bandwidth and simple memory bus interface circuitry. Processor circuitry is disclosed for allowing high speed initiation and execution of instruction sequences. I/O circuitry is disclosed which allows I/O apparatus to easily adapt to a variety of external devices or to changes in computer machine language or instructions.
REFERENCES:
patent: 3689895 (1972-09-01), Kitamura
patent: 4006466 (1977-02-01), Patterson et al.
patent: 4050058 (1977-09-01), Garlic
patent: 4126896 (1978-11-01), Yamazaki
patent: 4157587 (1979-06-01), Joyce et al.
patent: 4199814 (1980-04-01), Rapp et al.
patent: 4210960 (1980-07-01), Borgerson et al.
Data General Corporation
Frank Jacob
Heckler Thomas M.
Nelson Gordon E.
Wall Joel
LandOfFree
Apparatus for fetching and decoding instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for fetching and decoding instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for fetching and decoding instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-99847