Arrangement of data processing system having plural arithmetic l

Details Arrangement of data processing system having plural arithmetic l Arrangement of data processing system having plural arithmetic l

1995-03-09

1998-05-12

Bowler, Alyssa H.

Boots, shoes, and leggings

395936, 395934, 395942, 36471014, 364830, 364DIG1, G06F 700

Patent

active

057520615

ABSTRACT:
A data processing apparatus is provided which includes an instruction decoder, an input circuit, an input selecting circuit, a plurality of arithmetic logic circuits, an output selecting circuit, and an output circuit. The input circuit receives input data to provide a plurality of data signals. The input selecting circuit selects the data signals to distribute each of them to corresponding one of the arithmetic logic circuits according to a command from the instruction decoding circuit. The arithmetic logic circuits receive the data signals to perform arithmetic and logic operations and to provide operation output signals indicative of results of the arithmetic and logic operations. The output selecting circuit selects the operation output signals to distribute each of them to a given location of the output circuit. This architecture of the data processing apparatus allows a plurality of arithmetic and logic operations to be executed at high speed using the single input and output circuits.

REFERENCES:
patent: 4615004 (1986-09-01), Chevillat et al.
patent: 4901235 (1990-02-01), Vora et al.
patent: 4901267 (1990-02-01), Birman et al.
patent: 5428763 (1995-06-01), Lawyer
patent: 5465374 (1995-11-01), Dinkjian et al.
patent: 5481693 (1996-01-01), Blomgren et al.
patent: 5519881 (1996-05-01), Yoshida et al.
patent: 5542109 (1996-07-01), Blomgren et al.
Tomita et al., 13th Annual International Symposium on Computer Architecture, "A Computer With Low-Level Parallelism QA-2", Jun. 2, 1986-Jun. 5, 1986, pp. 280-289, Tokyo, Japan.
J.C. Froment et al., IBM Technical Disclosure Bulletin, "Timing Variations In A Mono Clocking Scheme", vol. 24, No. 7a, Dec. 1981, pp. 3514-3515, Armonk, U.S.
IBM Technical Disclosure Bulletin, "Selecting Precoded Instructions With A Surrogate", vol. 36, No. 6A, Jun. 1993, pp. 35-38.

Affiliated with

Also associated with

Rating

Arrangement of data processing system having plural arithmetic l does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangement of data processing system having plural arithmetic l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement of data processing system having plural arithmetic l will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-994874