Processor and data memory for outputting and receiving data on d

Details Processor and data memory for outputting and receiving data on d Processor and data memory for outputting and receiving data on d

1995-06-20

1998-05-12

Gossage, Glenn

395308, 395450, 395482, G06F 1300, G06F 1340

Patent

active

057519994

ABSTRACT:
A digital signal processor includes a data memory which can be connected to, each of an M-bus, an A-bus, and a B-bus, each serving as a data bus, a pointer for supplying a data address to the data memory, and a decoder for supplying a control signal to the data memory such that one of a read cycle, a write cycle and a read/write cycle is selected in accordance with a result of decoding an instruction. When the read/write cycle has been selected, the data memory outputs data stored at a location designated by the data address from the pointer onto one of the buses, such as the M-bus, while receiving data from another bus, such as the A-bus, and storing the data thus received at the same location as designated by the data address. In one embodiment, the data memory includes a write circuit which has a latch circuit for temporarily holding data received from the data bus in a given memory cycle preceding the read/write cycle. Data is read from a given location in the data memory and another data is subsequently written at the same location in the read/write cycle. For example, two different data buses are used for reading data and writing data, respectively. Consequently, not only the read cycle and write cycle, but also the read/write cycle are enabled, which implements a data memory higher in performance than conventional ones without using a technique of increasing the speed of circuit operation.

REFERENCES:
patent: 4893279 (1990-01-01), Rahman et al.
patent: 4933909 (1990-06-01), Cushing et al.
patent: 4991169 (1991-02-01), Davis et al.
patent: 5517436 (1996-05-01), Andreas et al.
patent: 5544351 (1996-08-01), Lee et al.

Affiliated with

Also associated with

Rating

Processor and data memory for outputting and receiving data on d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and data memory for outputting and receiving data on d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and data memory for outputting and receiving data on d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-993816