Spacer flash cell process

Details Spacer flash cell process Spacer flash cell process

1995-02-03

1995-12-19

Hearn, Brian E.

Fishing, trapping, and vermin destroying

H01L 218247, H01L

Patent

active

054768012

ABSTRACT:
A flash EPROM cell has a reduced cell size by providing vertical coupling between the floating gate and the bit line during programming. The erase operation is done by tunneling of electrons from the sharp tip of the Poly spacer to the control gate. The cell is adapted so that the source for each cell within the array is the source of an adjacent cell and the drain is the drain to another adjacent cell. The cell is formed by forming the drain regions into the substrate through openings in a first insulator that is preferably the field oxide. A second insulator is deposited over the first insulator, over the substrate and along the side walls of the openings and is preferably a thin layer so that the opening is covered with a thin insulating layer. The insulated opening is filled with a first doped polysilicon layer. The field oxide is selectively removed. A gate oxide is grown and a second polysilicon layer is formed and then etched to form spacers along the edges of the first polysilicon/second insulator structure. The second polysilicon is selectively etched and a tunneling insulator layer is formed thereover. A third polysilicon layer is formed over the tunneling insulator.

REFERENCES:
patent: 4122544 (1978-10-01), McElroy
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4274012 (1981-06-01), Simko
patent: 4295265 (1981-10-01), Horiuchi et al.
patent: 4332077 (1982-06-01), Hsu
patent: 4366555 (1982-12-01), Hu
patent: 4412311 (1983-10-01), Miccoli et al.
patent: 4462089 (1984-07-01), Milda et al.
patent: 4471373 (1984-09-01), Shimizu et al.
patent: 4599706 (1986-07-01), Guterman
patent: 4622737 (1986-11-01), Ravaglia
patent: 4727043 (1988-02-01), Matsumoto et al.
patent: 4754320 (1988-06-01), Mizutani et al.
patent: 4794565 (1988-12-01), Wu et al.
patent: 4814286 (1989-03-01), Tam
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4853895 (1989-08-01), Mitchell et al.
patent: 4912676 (1990-03-01), Paterson et al.
patent: 4964143 (1990-10-01), Haskell
patent: 5019879 (1991-05-01), Chiu
patent: 5029130 (1991-07-01), Yeh
patent: 5045488 (1991-09-01), Yeh
patent: 5063172 (1991-11-01), Manley
patent: 5067108 (1991-11-01), Jenq
patent: 5095344 (1992-03-01), Harari
patent: 5108939 (1992-04-01), Manley et al.
patent: 5187483 (1993-02-01), Yonemaru
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5235544 (1993-08-01), Caywood
patent: 5240870 (1993-08-01), Bergemont
patent: 5241507 (1993-08-01), Fong
patent: 5252847 (1993-10-01), Arima et al.
patent: 5256584 (1993-10-01), Hartmann
patent: 5284784 (1994-02-01), Manley
patent: 5293328 (1994-03-01), Amin et al.
patent: 5338952 (1994-08-01), Yamauchi
patent: 5414286 (1995-05-01), Yamauchi
S. Wolf, "Silicon Processing for the VLSI Era" vol. II, 1992, pp. 632-635.
H. G. Dill and T. N. Toombs, "A New MNOS Charge Storage Effect," Solid-State Electronics, vol. 12, pp. 981-987, Pergamon Press 1969.
Yamauchi, et al., "A 5V-Only Virtual Ground Flash Cell with An Auxiliary Gate for High Density and High Speed Application", 1991 IEEE, pp. 11.7.1-11.7.4.

Affiliated with

Also associated with

Rating

Spacer flash cell process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Spacer flash cell process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Spacer flash cell process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-991807