Process for fabricating split gate flash EEPROM memory

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 44, 437978, H01L 218247

Patent

active

054222923

ABSTRACT:
A new process for fabricating split-gate flash EEPROM memory cell on a semiconductor substrate is described. Source/drain regions are formed apart in the semiconductor substrate to define a channel there between. A tunnel oxide layer, a first conducting layer, and an dielectric layer are successfully formed overlying the semiconductor substrate. The dielectric layer, the first conducting layer, and the tunnel oxide layer are patterned by etching to expose portion of the channel and provide the first conducting layer forming a floating gate. Then, a first oxide layer is formed by thermal oxidation overlying the exposed surfaces of the floating gate and the channel. A second oxide layer is formed by deposition overlying the first oxide layer and the dielectric layer. A control gate layer is formed by depositing and etching a second conducting layer overlying the second oxide layer completing the split-gate flash EEPROM memory cell. The isolation between the floating gate and the control gate can be improved by using the first and second oxide layer, so that preventing the problem of leakage.

REFERENCES:
patent: 4795719 (1989-01-01), Eitan
patent: 4861730 (1989-08-01), Hsia et al.
patent: 5063172 (1991-11-01), Manley
patent: 5094967 (1992-03-01), Shinada et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for fabricating split gate flash EEPROM memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating split gate flash EEPROM memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating split gate flash EEPROM memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-987308

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.