Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1997-05-30
1999-06-01
Mengistu, Amare
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
3151691, G09G 322
Patent
active
059092017
ABSTRACT:
A matrix display maintains synchronization with an input NTSC composite video signal by combining the functions of a phase locked loop, a column selector, and a row selector. The matrix includes display cells arranged in rows and columns, each display cell enabled for display on receipt of a column pointer signal and a row pointer signal. The column selector includes a shift circuit that shifts a walking-one pattern to assert in turn one column pointer signal at a time for each column in the matrix. An overflow signal from the shift circuit is used for three functions: (1) to reinstate the walking pattern in the column selector, (2) to lock the phase locked loop on the horizontal synchronization pulse of the NTSC signal, (3) to clock the row selector. The row selector includes a shift circuit and walking-one pattern to assert in turn one row pointer signal for each row of the matrix. Vertical synchronization is maintained by recording several samples of the NTSC signal taken after successive horizontal synchronization pulses, and selectively disabling the phase comparator of the phase locked loop. In a preferred embodiment, the matrix display includes field emission display cells arranged with all support circuitry on an integrated circuit substrate. Shift circuits, consisting of low power dynamic shift stages, eliminate conventional counter circuitry saving surface area on the substrate and reducing heat and power consumption.
REFERENCES:
patent: Re32326 (1987-01-01), Nagel et al.
patent: 4393405 (1983-07-01), Ikeda
patent: 4769704 (1988-09-01), Hirai et al.
patent: 4843471 (1989-06-01), Yazawa et al.
patent: 4851910 (1989-07-01), Kawai et al.
patent: 4901076 (1990-02-01), Askin et al.
patent: 5021873 (1991-06-01), Abumi
patent: 5093732 (1992-03-01), Yoshinaka
patent: 5107264 (1992-04-01), Novof
patent: 5208678 (1993-05-01), Nakagawa
patent: 5410218 (1995-04-01), Hush
patent: 5422678 (1995-06-01), Takeuchi
patent: 5449970 (1995-09-01), Kumar et al.
patent: 5459480 (1995-10-01), Browning et al.
patent: 5485484 (1996-01-01), Williams et al.
patent: 5577086 (1996-11-01), Fujimoto et al.
patent: 5598156 (1997-01-01), Hush et al.
patent: 5638085 (1997-06-01), Hust et al.
"The NTSC Color Television Standards", Proceedings of the I.R.E., Jan. 1954, pp. 46-48.
"NTSC Signal Specifications", Proceedings of the I.R.E., Jan. 1954, pp. 17-19.
Baker Jake
Hush Glen
Voshell Tom
Bachand William R.
Mengistu Amare
Micro)n Technology, Inc.
Osorio Ricardo
Stern Robert J.
LandOfFree
Timing control for a matrixed scanned array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing control for a matrixed scanned array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing control for a matrixed scanned array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-957746