Multiprocessor data memory sharing system in which access to the

Details Multiprocessor data memory sharing system in which access to the Multiprocessor data memory sharing system in which access to the

1996-04-15

1997-01-28

Bowler, Alyssa H.

Boots, shoes, and leggings

395848, 3642286, 3642384, 3642423, 364DIG1, G06F 1328

Patent

active

055985750

ABSTRACT:
In a system including a control processor, a coprocessor, a program memory and a data memory, the control processor accessing the program memory during an instruction fetch cycle and the data memory during an instruction execution cycle, an apparatus for controlling access to the data memory has a control processor interface for coupling to the control processor, a coprocessor interface for coupling to the coprocessor, and instruction fetch detection logic, coupled to the control processor interface, for detecting when the control processor requests access to the program memory and generating, in response, a first access control signal. The apparatus also has scheduling logic, coupled to the coprocessor interface, for detecting when the coprocessor requests access to the data memory and, in response, generating a second access control signal. A switch in the apparatus couples memory address, memory data and memory control signals to the data memory alternatively from the control processor or the coprocessor. A switch control signal for the switch is generated by arbitration logic, coupled to the instruction fetch detection logic, the scheduling logic, and the switch, for generating a switch control signal in response to the first and second access control signals. The detection of an instruction fetch by the control processor may be based on an instruction fetch signal issued by the control processor, or by the detection of an address generated by the control processor not being in a range associated with the data memory.

REFERENCES:
patent: 4564900 (1986-01-01), Smitt
patent: 4912636 (1990-03-01), Magar et al.
patent: 4991112 (1991-02-01), Callemyn
patent: 5099417 (1992-03-01), Magar et al.
patent: 5121487 (1992-06-01), Bechtolsheim
patent: 5151997 (1992-09-01), Bailey et al.
patent: 5163154 (1992-11-01), Bournas et al.
patent: 5175841 (1992-12-01), Magar et al.
patent: 5179689 (1993-01-01), Leach et al.
patent: 5197143 (1993-03-01), Lary et al.
patent: 5210848 (1993-05-01), Liu
patent: 5214769 (1993-05-01), Uchida et al.
patent: 5218686 (1993-06-01), Thayer
"Programmable Burst Control for Load/Store Operations", IBM Technical Disclosure Bulletin, vol. 33, No. 11, Apr. 1991, p. 30.
Certified English-language translation of EP 0 557 197 A1, which was published in French on Aug. 25, 1993.

Affiliated with

Also associated with

Rating

Multiprocessor data memory sharing system in which access to the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor data memory sharing system in which access to the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor data memory sharing system in which access to the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-948155