Fishing – trapping – and vermin destroying
Patent
1995-05-22
1997-01-28
Niebling, John
Fishing, trapping, and vermin destroying
437101, 437233, 437247, H01L 218247
Patent
active
055977499
ABSTRACT:
The nonvolatile memory cell of this invention includes a floating gate formed of an ultra-thin polycrystalline silicon film. Since the memory cell includes such an ultra-thin floating gate with a smooth surface, problems occurring in the patterning for the floating gate in conventional memory cells can be solved. In addition, the memory cells of the invention are suitable for device integration. Especially when the floating gate is formed of a polycrystalline silicon film, the device characteristics such as writing speed are remarkably improved.
REFERENCES:
patent: 5029130 (1991-07-01), Yeh
patent: 5045488 (1991-09-01), Yeh
patent: 5067108 (1991-11-01), Jenq
patent: 5208175 (1993-05-01), Choi et al.
patent: 5284784 (1994-02-01), Manley
patent: 5352291 (1994-10-01), Zhang et al.
patent: 5453388 (1995-09-01), Chen et al.
Salsbury et al, "High Performance MOS EPROMs Using a Stacked-Gate Cell", 1977 IEEE International Solid-State Circuits Conference, 1977.
Perlegos et al, "A 64K EPROM Using Scaled MOS Technology", 1980 IEEE International Solid-State Circuits Conference, 1980.
Buskirk et al, "A 200ns 256K HMOSII EPROM", 1983 IEEE International Solid-State Circuits Conferecne, 1983.
Gupta et al, "A 5V-Only 16K EEPROM Utilizing Oxynitride Dielectrics and EPROM Redundancy", 1982 IEEE International Solid-State Circuits Conference, 1982.
Kynett et al, "An In-System Reprogrammable 256K CMOS Flash Memory", 1988 IEEE International Solid-State Circuits Conference, 1988.
Tam et al, "A High Density CMOS I-T Electrically Erasable Non-Volatile (Flash) Memory Technology", 1988 Symposium on VLSI Technology, 1988.
Woo et al, "A Poly-Buffered FACE Technology for High Density Flash Memories", 1991 Symposium on VLSI Technology, 1991.
Sato et al, "An Ultra-Thin Fully Depleted Floating Gate Technology for 64Mb Flash and Beyond", 1994 Symposium on VLSI Technology, 1994.
Booth Richard A.
Niebling John
Sharp Kabushiki Kaisha
LandOfFree
Method of making nonvolatile memory cell with crystallized float does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making nonvolatile memory cell with crystallized float, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making nonvolatile memory cell with crystallized float will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-941128