Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Patent
1998-12-23
2000-09-12
Teska, Kevin J.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
G06F 9455
Patent
active
061171816
ABSTRACT:
The synchronization state of each of a number of concurrently executing tests which interacts with a particular circuit simulation of one or more circuit simulations which collective simulate a circuit is represented and controlled by a respective local synchronization thread ("LST") of a hub through which each test interacts with each circuit simulation. When in a synchronization state in which a test is permitted to interact with a particular circuit simulation, the LST corresponding to the test prevents the circuit simulation from advancing simulated time by acquisition by the LST of a hold lock on the circuit simulation. The LST releases the hold lock when the synchronization state of the test is a state in which the test cannot interact with the circuit simulation. Each test is permitted to interact with the circuit simulation in a particular state. When each test completes interaction with the circuit simulation, each test enters a barrier mechanism. The barrier mechanism is used to ensure that all tests which are to request reservations of devices of the circuit simulation have requested from the hub such reservations before any test proceeds. In this way, the hub can establish the order in which such requests are granted in a repeatable manner. As each test enters the barrier mechanism, execution of the test is suspended and a reference to the test is added to a thread list. When all tests which are to enter the barrier have done so, each thread identified by a reference on the thread list is awakened and execution of the test resumes.
REFERENCES:
patent: 4456994 (1984-06-01), Segarra
patent: 5339435 (1994-08-01), Lubkin et al.
patent: 5442772 (1995-08-01), Childs et al.
patent: 5519848 (1996-05-01), Wloka et al.
patent: 5625580 (1997-04-01), Read et al.
patent: 5634010 (1997-05-01), Ciscon et al.
Dearth Glenn A.
Whittemore Paul M.
Fiul Dan
Kivlin B. Noel
Sun Microsystems Inc.
Teska Kevin J.
LandOfFree
Synchronization mechanism for distributed hardware simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronization mechanism for distributed hardware simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization mechanism for distributed hardware simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-91964