Patent
1997-07-21
1998-10-06
Kim, Kenneth S.
395562, 395564, G06F 930
Patent
active
058191011
ABSTRACT:
A method for manipulating packed data in a computer system. The method includes the steps of decoding a Single Instruction Multiple Data (SIMD) pack instruction. The instruction identifies a first and second packed data respectively including a first plurality of data elements and a second plurality of data elements. Each data element consists of a separate multiple bit data field, wherein each data element in the first plurality of data elements corresponds to a data element in the second plurality of data elements in a respective position. The method further includes the step of simultaneously copying, in response to the pack instruction, a part of each data element in the first plurality of data elements and a part of each corresponding data element in the second plurality of data elements into a third packed data as a plurality of separate result data elements.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5423010 (1995-06-01), Mizukami
patent: 5594437 (1997-01-01), O'Malley
patent: 5625374 (1997-04-01), Turkowski
patent: 5680161 (1997-10-01), Lehman et al.
J. Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992), pp. 169-174.
Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc. (1992), pp. 1-11.
MC88110 Programmer's Reference Guide, Motorola, Inc. (1992), pp. 1-4.
i860.TM.Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12.
R.B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc. (1991).
TMS320C2x User's Guide, Texas Instruments (1993) pp. 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-41; 4-103; 4-199 through 4-120; 4-122; 4-150 trough 4-151.
L. Gwennap, New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp. 16, 17.
SPARC Technology Buisness, Ultra SPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami et al., LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980).
B. Case, Philips Hopes to Displace DSPs with VLIW, Microprocessor Report (Dec. 94), pp. 12-15.
N. Margulis, i860 Microprocessor Architecture, McGraw Hill, Inc. (1990) Ch. 6, 7, 8, 10, 11.
Pentium Processor User's Manual vol. 3: Architecture and Programming Manual, Intel Corporation (1993), Ch. 1, 3, 4, 6, 8, and 18.
MC88110 Second Generation-RISC Microprocessor User's Manual pp. 1-23 (Sep. 1992), pp. 2-1 through 2-22, 3-1 through 3-32, pp. 5-1 through 5-25, pp. 10-62 through 10-71, Index 1 through 17.
INTEL i750, i860.TM., i960 Processors and Related Products pp. 1-3 (1993).
Eitan Benny
Mennemeier Larry M.
Mittal Millind
Peleg Alexander
Yaari Yaakov
Intel Corporation
Kim Kenneth S.
LandOfFree
Method for packing a plurality of packed data elements in respon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for packing a plurality of packed data elements in respon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for packing a plurality of packed data elements in respon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-91831