Method of forming groove isolation filled with dielectric for se

Details Method of forming groove isolation filled with dielectric for se Method of forming groove isolation filled with dielectric for se

1988-08-25

1989-09-12

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 61, 437228, 437235, H01L 2176, H01L 2700

Patent

active

048660043

ABSTRACT:
In manufacturing processes of an integrated circuit, isolation technology between adjacent active elements on a substrate plays an important role. Groove isolation filled with dielectric is known as an effective way of achieving a high integration density, however the prior art methods of forming the isolation groove have the problem of formation of BIRD'S HEAD or BIRD'S BEAK portions around the isolation region, which restricts the integration density and deteriorates a flatness of the substrate. The method of forming isolation groove according to the present invention discloses that the method comprising the steps of removing a silicon oxide layer on a specified region surrounding the isolation groove, and depositing a silicon nitride layer directly on the substrate and forming the groove self-aligned using the above silicon oxide layer removal process, eliminates the above mentioned problems achieving a higher density of integration, a flatness of the substrate and improvement of the integrated circuit.

REFERENCES:
patent: 3783047 (1974-01-01), Paffen et al.
patent: 3961999 (1976-06-01), Antipov
patent: 3966514 (1976-06-01), Feng et al.
patent: 4002511 (1977-01-01), Magdo et al.
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4271583 (1981-06-01), Kahng et al.
patent: 4272308 (1981-06-01), Varshney
patent: 4292156 (1981-09-01), Matsumoto et al.
patent: 4462846 (1984-07-01), Varshney
patent: 4509249 (1985-04-01), Goto et al.
patent: 4528047 (1985-07-01), Beyer et al.
patent: 4533429 (1985-08-01), Josquin
patent: 4534824 (1985-08-01), Chen
patent: 4538343 (1985-09-01), Pollack et al.
patent: 4561172 (1985-12-01), Slawimski et al.
patent: 4563227 (1986-01-01), Sakai et al.
patent: 4579812 (1986-04-01), Bower
patent: 4580330 (1986-04-01), Pollack et al.
patent: 4635090 (1987-01-01), Tamaki et al.
patent: 4636281 (1987-01-01), Buiguez et al.
patent: 4689656 (1987-08-01), Silvestri et al.
Bennet, "Selective Planarization Process and Structures", IBM TDB vol. 27, No. 4B, Sep. 1984, pp. 2560-2562.
Benjamin, "Self-Aligned Recessed Oxide Isolation Process/Structure to Minimize `Birds` Beak" Formation, IBM TDB vol. 22, Dec. 1979, pp. 2449-2450.
Ghandhi, "VLSI Fabrication Principles", John Wiley and Sons, 1983, pp. 488-490.

Affiliated with

Also associated with

Rating

Method of forming groove isolation filled with dielectric for se does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming groove isolation filled with dielectric for se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming groove isolation filled with dielectric for se will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-916042