Microprocessor using an instruction field to specify condition f

Details Microprocessor using an instruction field to specify condition f Microprocessor using an instruction field to specify condition f

1996-01-02

1998-10-06

Lall, Parshotam S.

395580, 395581, G06F 1200

Patent

active

058190805

ABSTRACT:
A microprocessor is provided including a branch prediction unit configured to select one of multiple sets of condition flags for use by a branch instruction according to the segment register override prefix byte which may be included with the instruction. Branch instructions may be scheduled distant from the instruction which sets the condition flags tested by the branch instruction. Numerous instructions may be placed between the two instructions, such that the condition flags may be available at the time the instruction is fetched. The branch instruction may be executed without stalling until the condition flags are available. In another embodiment, the branch prediction unit is configured to predict the direction a branch instruction may take according to a branch prediction scheme. Additionally, upon detection of a segment override prefix byte, the branch prediction unit uses an alternative branch prediction scheme. The alternative branch prediction scheme may be to predict the branch taken if a particular segment register override prefix byte is detected, and to predict the branch not taken if another particular segment register override prefix byte is detected.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4050094 (1977-09-01), Bourke
patent: 4385352 (1983-05-01), Bienvenu
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4835734 (1989-05-01), Kodaira et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4926322 (1990-05-01), Stimac et al.
patent: 4972338 (1990-11-01), Crawford et al.
patent: 5109334 (1992-04-01), Kamuro
patent: 5125087 (1992-06-01), Randell
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5226132 (1993-07-01), Yamamoto et al.
patent: 5274834 (1993-12-01), Kardach et al.
patent: 5293592 (1994-03-01), Fu et al.
patent: 5321836 (1994-06-01), Crawford et al.
patent: 5353421 (1994-10-01), Emma et al.
patent: 5375213 (1994-12-01), Arai
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5442766 (1995-08-01), Chu et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5471597 (1995-11-01), Byers et al.
patent: 5553255 (1996-09-01), Jain et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561784 (1996-10-01), Chen et al.
patent: 5596735 (1997-01-01), Hervin et al.
patent: 5606675 (1997-02-01), Sakamura et al.
patent: 5615402 (1997-03-01), Quattromani et al.
patent: 5680578 (1997-10-01), Dutton et al.
Architecture of the pentium microprocessor by Alpert et al., IEEE publication, Jun. 1993.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.
IEEE Micro, vol. 13, No. 5, Oct. 1, 1993, pp. 24-36, XP000397921, Makoto Awaga et al: "The VP 64-Bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation".

Affiliated with

Also associated with

Rating

Microprocessor using an instruction field to specify condition f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor using an instruction field to specify condition f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor using an instruction field to specify condition f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-91012