Digital bit stream synchronizer

Details Digital bit stream synchronizer Digital bit stream synchronizer

1975-06-23

1976-05-25

Safourek, Benedict V.

Telegraphy

Systems

Line-clearing and circuit maintenance

H04L 708

Patent

active

039595897

ABSTRACT:
A digital data communication system typically includes arrangements for achieving synchronization of the digital data processed by the system. However, known synchronizing arrangements are usually inefficient with respect to the time required to achieve bit synchronization. To shorten the time required for synchronization of two bit streams, an improved synchronizer including a sequential store, a plurality of comparators, a circulating memory having a plurality of memory registers, and a control circuit is disclosed. A first bit stream is extended through the sequential store into respective first inputs of the plurality of comparators. Each bit of a second bit stream jointly feeds all respective second inputs of the comparators. Using negative logic, each comparator output is NANDed with a first memory register output and fed into a second register input. When all but one of the memory register outputs are set, synchronization is achieved.

REFERENCES:
patent: 3251034 (1966-05-01), Goode et al.
patent: 3539997 (1970-11-01), Mahoney
patent: 3730998 (1973-05-01), Schmidt et al.
Bell Laboratories Record: Vol. 49, No. 7: Aug. 1971, pp. 198-202, Geigel, "Monitoring the Performance of Digital Multiplex Circuits."

Affiliated with

Also associated with

Rating

Digital bit stream synchronizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital bit stream synchronizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital bit stream synchronizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-907218