Method of manufacturing integrated circuit containing bipolar an

Details Method of manufacturing integrated circuit containing bipolar an Method of manufacturing integrated circuit containing bipolar an

1988-10-04

1989-08-08

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 57, 437 34, 148DIG9, 357 43, 357 59, H01L 2172

Patent

active

048552453

ABSTRACT:
An integrated circuit containing bipolar and complementary MOS transistors wherein the emitter terminals of the bipolar transistors as well as the gate electrodes of the MOS transistors are composed of the same material, consisting of a metal silicide or of a double layer containing a metal silicide and a polysilicon layer. The emitter base terminals are arranged in self-adjusting fashion relative to one another and the collector is formed as a buried zone. The collector terminal is annularly disposed about the transistor. As a result of the alignment in dependent spacing between the emitter and the base contact, the base series resistance is kept low and a reduction of the space requirement is achieved. The doping of the bipolar emitter and of the n-channel source/drain occurs independently. The method for the manufacture of the integrated circuit employs an n-doped gate material of the MOS transistors as a diffusion source and as a terminal for the emitters of the bipolar transistors and does not require an additional photolithography step. Because of the annular, deep collector region, a reduction of the collector series resistance and an increased latch-up hardness are achieved. The integrated semiconductor circuit is employed in VLSI circuits having high switching speeds.

REFERENCES:
patent: 3913124 (1975-10-01), Roberson
patent: 4016596 (1977-04-01), Magdo et al.
patent: 4180596 (1979-12-01), Crowder et al.
patent: 4256515 (1981-03-01), Miles et al.
patent: 4283439 (1981-08-01), Higashinakagawa et al.
patent: 4299024 (1981-11-01), Piotrowski
patent: 4424578 (1984-01-01), Miyamoto
patent: 4436582 (1984-03-01), Saxena
patent: 4454647 (1984-06-01), Joy et al.
patent: 4459741 (1984-07-01), Schwabe et al.
patent: 4471376 (1984-09-01), Morcom et al.
patent: 4475279 (1984-10-01), Gahle
patent: 4484388 (1984-11-01), Iwasaki
patent: 4505766 (1985-03-01), Nagumo et al.
patent: 4510670 (1985-04-01), Schwabe et al.
patent: 4525920 (1985-07-01), Jacobs et al.
patent: 4529456 (1985-07-01), Anzai et al.
patent: 4536945 (1985-08-01), Gray et al.
patent: 4571817 (1986-02-01), Birritella et al.
patent: 4604790 (1986-08-01), Bonn
patent: 4637125 (1987-01-01), Iwasaki et al.
patent: 4686557 (1987-08-01), Mahrla
patent: 4714951 (1987-12-01), Baudrant et al.
"Method to Reduce Mechanical Stress within the Emitter of Bipolar Transistors", IBM Tech Disclosure Bulletin, vol. 28, No. 4, Sep. 1985.
"A 1.0 um N-Well CMOS/Bipolar Technology for VLSI Circuits" by Miyamoto et al., IEDM Technology Digest (Dec. 1983) pp. 63-66.
"1.0-um n-Well CMOS/Bipolar Technology", Momose et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 2, Feb. 1985, pp. 217-223.
"Refractory Silicides of Titanium and Tantalum for Low-Resistivity Gates and Interconnects", Murarka et al., IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, Aug. 1980, pp. 474-482.
"How the Bi-FET Process Benefits Linear Circuits", Russell et al., Electronics, Jun. 8, 1978, pp. 113-117.
"Application of MoSi.sub.2 to the Double-Level Interconnections of I.sup.2 L Circuits", Sasaki et al., IEEE Transactions on Electron Devices, vol. ED-27, No. 8, Aug. 1980, pp. 1385-1389.
"Subnanosecond Self-Aligned I.sup.2 L/MTL Circuits":, D. D. Tang et al., IEEE Transactions on Electron Devices, vol. ED-27, No. 8, Aug. 1980, pp. 1379-1384.
Physics of Semiconductor Devices, Second Edition, by S. M. Sze, (1981) p. 32.
"Monolithic IC Puts Out 18 Watts", Electronics, vol. 42, Mar. 17, 1969, pp. 185-186.
IBM Technical Disclosure Bulletin, vol. 25, No. 3B, Aug. 1982, Title: "Poly Filled Trench Isolation", pp. 1482-1484.

Affiliated with

Also associated with

Rating

Method of manufacturing integrated circuit containing bipolar an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing integrated circuit containing bipolar an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing integrated circuit containing bipolar an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-905328