Reconfigurable multiplexed address scheme for asymmetrically add

Details Reconfigurable multiplexed address scheme for asymmetrically add Reconfigurable multiplexed address scheme for asymmetrically add

1997-02-28

1998-11-17

Mai, Son

Static information storage and retrieval

Addressing

Multiplexing

36523008, G11C 800

Patent

active

058386220

ABSTRACT:
A long X bit or a long Y bit is stored in a latch and used to supplement the Y address bits in an asymmetric DRAM memory thereby to allow one part to be used for a design requiring a long X bit and also for a design requiring a long Y bit.

REFERENCES:
patent: 5083296 (1992-01-01), Hara
patent: 5289430 (1994-02-01), Tran
patent: 5305282 (1994-04-01), Choi
patent: 5537353 (1996-07-01), Rao
patent: 5600604 (1997-02-01), Chen

Affiliated with

Also associated with

Rating

Reconfigurable multiplexed address scheme for asymmetrically add does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable multiplexed address scheme for asymmetrically add, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable multiplexed address scheme for asymmetrically add will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-891544