Bus arbiter including programmable request latency counters for

Details Bus arbiter including programmable request latency counters for Bus arbiter including programmable request latency counters for

1996-03-08

1999-09-21

Ray, Gopal C.

395296, 395729, G06F 1336, G06F 13362

Patent

active

059564938

ABSTRACT:
A computer system is provided for controlling the ownership of a bus to which a variety of both real time and non-real time resources are coupled. The bus arbiter includes a request detection unit for detecting bus request signals of a plurality of bus masters, and a grant generator for generating corresponding grant signals to indicate a grant of ownership of the bus. A set of counters referred to as "request latency" counters is further provided wherein a separate counter unit corresponds to each bus master. Each counter is configured to generate a signal indicative of a lapse of time since a time when the peripheral requested ownership of the bus. An arbitration control unit is coupled to the request latency counters, the request detection unit and the grant generator for processing incoming bus request signals. The arbitration control unit is configured to dynamically vary the level of arbitration priority given to each peripheral device based upon the latency signal corresponding to the device. Accordingly, as the time from when a peripheral device requests the bus increases, the level of arbitration priority given to that peripheral also increases. A set of programmable registers are provided to allow software programming of the initial count value associated with each request latency counter. The request latency counter for a particular device may further be held or inhibited from counting to provide a constant level of priority for that particular peripheral device.

REFERENCES:
patent: 4339808 (1982-07-01), North
patent: 4682282 (1987-07-01), Beasley
patent: 4972313 (1990-11-01), Getson, Jr. et al.
patent: 4974148 (1990-11-01), Matteson
patent: 5146596 (1992-09-01), Whittaker et al.
patent: 5392033 (1995-02-01), Oman et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5471590 (1995-11-01), Melo et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5533205 (1996-07-01), Blackledge, Jr. et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5572686 (1996-11-01), Nunziata et al.
patent: 5574867 (1996-11-01), Khaira
IBM Technical Disclosure Bulletin, vol. 38, No. 4, Apr. 1995; New York, US, pp. 535-538, XP002016389, "MicroChannel Architecture For Real-Time Multimedia".
IBM Technical Disclosure Bulletin, vol. 35, No. 5, Oct. 1992, New York, US, pp. 8-10, XP002016386, "Extended Microchannel for Realtime Multimedia Applications".
Patent Abstracts of Japan, vol. 14, No. 214 (P-1044), May 7, 1990 & JP, A, 02 048765 (NEC Corporation).

Affiliated with

Also associated with

Rating

Bus arbiter including programmable request latency counters for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus arbiter including programmable request latency counters for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arbiter including programmable request latency counters for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-89054