Patent
1996-01-02
1999-07-27
Maung, Zarni
395388, 395385, G06F 930
Patent
active
059304901
ABSTRACT:
A microprocessor configured to detect a plurality of consecutive instructions comprising a predefined instruction sequence is provided. The predefined sequence indicates that subsequent instructions belong to an alternate instruction set. In one embodiment, the number of subsequent instructions which belong to the alternate instruction set is encoded in the predefined instruction sequence. The subsequent instructions are routed to an execution unit or a separate processor for execution. Each instruction sequence within a program may be coded using the instruction set which most efficiently executes the function corresponding to the instruction sequence. In one embodiment, the microprocessor executes the x86 instruction set and the alternate instruction set is the ADSP 2171 instruction set. The predefined instruction sequence may comprise MOV instructions having the same destination, or identical XOR instructions. Portions of the program which may be executed more efficiently using x86 instructions may be coded in the x86 instruction set, while portions of the program which may be executed more efficiently using DSP instructions may be coded in the DSP instruction set. Each of the above portions is separated from other portions by the predefined instruction sequence, so that the microprocessor may determine which instruction set the instructions belong to.
REFERENCES:
patent: 4484272 (1984-11-01), Green
patent: 5067069 (1991-11-01), Fite et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5459843 (1995-10-01), Davis et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5481751 (1996-01-01), Alpert et al.
patent: 5530881 (1996-06-01), Inagami et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5581774 (1996-12-01), Yoshitake et al.
patent: 5586277 (1996-12-01), Brown et al.
patent: 5598544 (1997-01-01), Ohshima
patent: 5598546 (1997-01-01), Blomgren
patent: 5613080 (1997-03-01), Ray et al.
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5655098 (1997-08-01), Witt et al.
patent: 5669011 (1997-09-01), Alpert et al.
Segars, S., et al., "Embedded Control Problems, Thumb, and the ARM7TDMI," IEEE Micro, vol. 15, No. 5, Oct. 15, 1995, pp. 22-30.
International Search Report for PCT/US 96/20044 dated Apr. 28, 1997.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Maung Zarni
LandOfFree
Microprocessor configured to switch instruction sets upon detect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor configured to switch instruction sets upon detect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor configured to switch instruction sets upon detect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-889837