Microprocessor configured to detect memory operations having dat

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395380, 395384, 395385, 395387, 395393, 39580023, 39580041, 39580042, G06F 930, G06F 932, G06F 1200

Patent

active

059304898

ABSTRACT:
A microprocessor configured to detect a memory operation having a predefined data address is provided. The predefined data address indicates that subsequent instructions belong to an alternate instruction set. In one embodiment, a second memory operation having the predefined data address indicates that instructions subsequent to the second memory operation belong to the original instruction set. The memory operations effectively provide a boundary between the instructions from dissimilar instruction sets. Instructions are routed to an execution unit configured to execute the instruction set indicated by the most recently detected memory operation having the predefined address. Each instruction sequence within the program may be coded using the instruction set which most efficiently executes the function corresponding to the instruction sequence. The program may be executed more quickly than an equivalent program coded entirely in either instruction set. In one embodiment, the microprocessor executes the x86 instruction set and the ADSP 2171 instruction set.

REFERENCES:
patent: 5319764 (1994-06-01), Shimizu
patent: 5559975 (1996-09-01), Christie et al.
patent: 5574928 (1996-11-01), White et al.
patent: 5640526 (1997-06-01), Mahin et al.
patent: 5659782 (1997-08-01), Senter et al.
patent: 5737636 (1998-04-01), Caffo et al.
Shand, M., et al., "Hardware Speedups in Long Integer Multiplication," vol. 19, No. 1, Mar. 1, 1991, pp. 106-113.
Murray, D.A., "XEDEX's Baby Blue Co-Processor Technology for the IBM Personal Computer and Other Plug-Compatible Computers," vol. 8, No. Suppl., 1983, New York, US, pp. 1-5.
Davis, A.C., et al., "Interfacing a Hardware Multiplier to a General-Purpose Microprocessor," Microprocessors and Microsystems, vol. 1, No. 7, Oct. 1977, London GB, pp. 425-431.
Johnson, Mike, Superscalar Microprocessor Design, Prentice Hall, Englewood Cliffs, NJ, 1991, pp. 92-94.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Microprocessor configured to detect memory operations having dat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor configured to detect memory operations having dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor configured to detect memory operations having dat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-889818

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.