Amplifiers – With semiconductor amplifying device – Including differential amplifier
Patent
1996-05-28
1998-11-17
Mullins, James B.
Amplifiers
With semiconductor amplifying device
Including differential amplifier
330253, 330260, 330311, H03F 345
Patent
active
058381996
ABSTRACT:
A two-stage switched-capacitor CMOS Miller-compensated amplifier uses only n-channel transistors in its signal path to reduce the deleterious effects of parasitic capacitances in the signal path while still obtaining a high transconductance in both stages. A transistor inserted in series with the Miller capacitor between the output and input of the second stage of the amplifier introduces a feedforward zero in the left half of the S-plane of the circuit. By appropriately sizing the aspect ratio and properly biasing this transistor, the second pole of the amplifier is canceled with the introduced zero. Dummy transistors having their sources and drains connected (to serve as capacitors) are cross-connected between opposite polarity inputs and outputs of a differential pair of input transistors in the first stage to effectively cancel the gate-to-drain Miller-multiplied capacitance of the input transistors. A common-mode control current is generated based upon a voltage at a common-source node of a differential pair of input transistors in the second stage. This current is fed back to the first stage to control the common-mode of the first stage.
REFERENCES:
patent: Re27351 (1972-05-01), McGraw et al.
patent: 3182269 (1965-05-01), Smith
patent: 3370245 (1968-02-01), Royce et al.
patent: 3491307 (1970-01-01), Solomon et al.
patent: 3786362 (1974-01-01), Marsh et al.
patent: 4172238 (1979-10-01), Kusakabe
patent: 4808944 (1989-02-01), Taylor
patent: 4885548 (1989-12-01), Wakimoto et al.
patent: 5084639 (1992-01-01), Ribner
patent: 5182477 (1993-01-01), Yamasaki et al.
patent: 5337010 (1994-08-01), Nishiyama
patent: 5485121 (1996-01-01), Huijsing et al.
V.I. Asiminov et al., "Comparative Response of the Input Stages of Differential Operational Amplifiers", Automation and Remote Control, vol. 36, No. 6 II, Jun. 1975, pp. 1015-0123.
Alan B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, 1984, pp. 415-449.
Kazuyuki Matsui et al., "CMOS Video Filters Using Switched Capacitor 14-MHz Circuits", IEEE Journal of Solid State Circuits, vol. sc-20, No. 6, Dec. 1985, pp. 1096-1102.
Stephen H. Lewis et al., "A Pipelined 9-State Video Rate Analog-to-Digital Converter", IEEE 1991 Custom Integrated Circuits Conference, 1991. pp. 26.4.1-26.4.4.
Bang Sup Song et al., A 12-Bit 1-MSample/s Capacitor Error-Averaging Pipelined A/D Converter, IEEE Journal of Solid-State Circuits, vol. 23, No. 6, pp. 1324-1333, Dec. 1988.
Seung-Hoon Lee et al., Digital-Domain Calibration of Multistep Analog-to-Digital Converters, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1679-1688.
Bang-Sup Song et al., A 10-b 15 MHz CMOS Recycling Two-Step A/D Converter, IEEE Journal of Solid State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1328-1337.
Analog Devices Inc.
Mullins James B.
LandOfFree
Multi-stage high-performance amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-stage high-performance amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage high-performance amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-888019