Method and system for verifying a digital circuit design includi

Details Method and system for verifying a digital circuit design includi Method and system for verifying a digital circuit design includi

1996-12-16

1999-07-27

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364490, 364491, 364578, G06F 1750

Patent

active

059301481

ABSTRACT:
A method and system are described, which utilize timing analysis to verify a digital circuit design that includes a plurality of dynamic logic circuit cells employing diverse circuit techniques and that may also include static logic circuit cells. For each dynamic circuit cell, a set of timing constraints is defined based upon the circuit technique employed by the associated dynamic logic circuit cell. Each timing constraint prevents a possible mode of failure of the associated dynamic logic circuit cell. The digital circuit design is then verified. The verification includes a determination of whether or not each dynamic logic circuit cell satisfies its respective set of timing constraints while connected to the other circuit cells. In an embodiment in which the digital circuit design includes a static logic circuit cell, the verification includes a verification that the static logic circuit cell has a correct inversion relationship between its input and output.

REFERENCES:
patent: 4907180 (1990-03-01), Smith
patent: 5095454 (1992-03-01), Huang
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5272434 (1993-12-01), Meyrueix et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5461576 (1995-10-01), Tsau et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5526277 (1996-06-01), Dangelo et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5623418 (1997-04-01), Rostoker et al.

Affiliated with

Also associated with

Rating

Method and system for verifying a digital circuit design includi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for verifying a digital circuit design includi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for verifying a digital circuit design includi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-886628