Semiconductor device manufacturing: process – Chemical etching – Liquid phase etching
Patent
1996-01-22
1999-07-27
Breneman, R. Bruce
Semiconductor device manufacturing: process
Chemical etching
Liquid phase etching
438924, 438964, 252 791, H01L 21302
Patent
active
059289694
ABSTRACT:
An ammonia-based etchant is employed, in dilute aqueous solution and preferably with a moderating agent, to etch polysilicon. Ammonium fluoride and ammonium hydroxide are the preferred etchants, with acetic acid and isopropyl alcohol the preferred moderating agents for use with the respective etchants. Dilute solutions of these etchants and their respective moderating agents provide a controllable, uniform polysilicon etch with reasonably good selectivity to undoped polysilicon over doped polysilicon. A dilute solution of ammonium fluoride and acetic acid provides particularly good selectivity. These etchants are applied to the etching of doped polysilicon upon which undoped hemispherical grain (HSG) polysilicon has been formed. The undoped HSG polysilicon is etched at a slower rate than the doped polysilicon which is etched at a greater but controllable and uniform rate. The result is a surface with greater total surface area contained within the same wafer area. This allows an increase in capacitance for capacitors formed with HSG polysilicon, without any increase in wafer area occupied thereby.
REFERENCES:
patent: 3839111 (1974-10-01), Ham et al.
patent: 3909325 (1975-09-01), Church et al.
patent: 4087367 (1978-05-01), Rioult et al.
patent: 4113551 (1978-09-01), Bassous et al.
patent: 4137123 (1979-01-01), Bailey et al.
patent: 4230522 (1980-10-01), Martin et al.
patent: 5030590 (1991-07-01), Amin et al.
patent: 5147499 (1992-09-01), Szwejkowski
patent: 5296093 (1994-03-01), Szwejkowski
patent: 5342800 (1994-08-01), Jun
patent: 5358888 (1994-10-01), Ahn et al.
patent: 5431777 (1995-07-01), Austin et al.
patent: 5447882 (1995-09-01), Kim
patent: 5464791 (1995-11-01), Hirota
patent: 5478769 (1995-12-01), Lim
patent: 5518966 (1996-05-01), Woo
patent: 5538592 (1996-07-01), Chen et al.
patent: 5554303 (1996-09-01), Kaneko et al.
patent: 5629223 (1997-05-01), Thakur
patent: 5637523 (1997-06-01), Fazan et al.
Sakao et al., "A capacitor-over-bit-line (COB) cell with a hemispherical-grain storage node for 64 Mb DRAMs" IEDM 90, IEEE pp. 655-658 (1990).
Woo et al., "Selective Etching Tech. of in-situ P Doped Poly-Si (SEPOP) for high density DRAM capacitors" 1994 Symp. on VLSI Tech. Dig Tech. Papers, IEEE pp. 25-26 (1994).
Lee, D.B. "Anisotropic etching of silica" J. Appl. Phys. vol. 40, #11, pp. 4569-4574 (Oct. 1969).
Seidel, H. et al. "Anisotropic etching of crystalline silicon in alkaline solutions" J. El. Soc. vol. 137, #11, pp. 3612-3626 (Nov. 1990).
Robbins H. et al. "Chemical Etching of Silicon" J. Electrochem. Soc., vol. 106, No. 6, pp. 505-508 (Jun. 1959).
Robbins H. et al. "Chemical Etching of Silicon" J. Electrochem. Soc., vol. 7, No. 2, pp. 108-111 (Feb. 1960).
Kim, S T et al, Characteristics of the NO Dielectric Film in the MTS (Micro-Trench Storage) Capacitor Structure, Handotai, Shuseki Kairo Gijutsu Shinpojiumu Koen Ronbunshu (Proceedings of the Symposium on Semiconductors and Integrated Circuits Technology), 1992.
Hawthorne Richard C.
Li Li
Alanko Anita
Breneman R. Bruce
Micro)n Technology, Inc.
LandOfFree
Method for controlled selective polysilicon etching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlled selective polysilicon etching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlled selective polysilicon etching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-878304