Circuit for disabling an address masking control signal when a m

Details Circuit for disabling an address masking control signal when a m Circuit for disabling an address masking control signal when a m

1997-08-26

1999-01-05

An, Meng-Ai T.

395823, G06F 1202

Patent

active

058571167

ABSTRACT:
A system management mode address correction system for a computer provides correct address values on the address bus when the computer is in system management mode. Conventionally, bit 20 of the microprocessor's address outputs may be masked by asserting the FORCE A20 signal. The computer system also operates in a system management mode, which requires all of the address bits to be available for proper access to the system management interrupt vector. When the computer is in system management mode, the computer's microprocessor asserts a system management interrupt active (SMIACT*) signal. This signal is provided to a circuit which also receives the FORCE A20 signal. While the SMIACT signal is deactivated, the control circuit provides the true FORCE A20 signal to the computer system. When an SMI occurs, the SMIACT signal is activated and the FORCE A20 signal is disabled. As a result, the address generated by the microprocessor is asserted on the address bus.

REFERENCES:
patent: 4580240 (1986-04-01), Watanabe
patent: 4926322 (1990-05-01), Stimac et al.
patent: 5027273 (1991-06-01), Letwin
patent: 5063499 (1991-11-01), Garber
patent: 5175853 (1992-12-01), Kardach et al.
patent: 5226122 (1993-07-01), Thayer et al.
patent: 5255379 (1993-10-01), Melo
patent: 5261114 (1993-11-01), Raasch et al.
patent: 5274834 (1993-12-01), Kardach et al.
patent: 5283889 (1994-02-01), De Lesle et al.
patent: 5303378 (1994-04-01), Cohen
patent: 5381530 (1995-01-01), Thayer et al.
patent: 5392420 (1995-02-01), Balmer et al.
Pentium Processor User's Manual, vol. 3: Architecture and Programming Manual, Intel Corp. 1993, pp. 20-1 to 20-9.
Donald Alpert et al., "Architecture of the Pentium Microprocessor"; IEEE Micro, Jun. 1993; pp. 11-21.

Affiliated with

Also associated with

Rating

Circuit for disabling an address masking control signal when a m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for disabling an address masking control signal when a m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for disabling an address masking control signal when a m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-869035