Bus interfacing device for interfacing a secondary peripheral bu

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395306, 395308, G06F 1300, G06F 1340

Patent

active

058570837

ABSTRACT:
A bus interface device for interfacing a secondary peripheral bus with a system having a host CPU and a primary peripheral bus. The bus interface enables "virtual integration" of multiple physically distinct peripheral devices so that the collection of devices can function as a single integrated unit. The "virtually integrated" devices can share resources such as a dedicated bus, memory space, and memory bandwidth just as if the devices were physically integrated. An intelligent device configuration process and a dynamic internal memory map allow each peripheral device to be independently added to the system, removed from the system, or upgraded just as if each device was a completely separate peripheral. In this way, flexibility and modularity are maintained while achieving the advantages and memory cost reductions associated with physically integrated devices. Additionally, the bus interface provides a dedicated secondary bus that enables multimedia and graphics bus traffic to be isolated from the CPU's primary peripheral bus. This separation allows the CPU's peripheral bus to provide sufficient bandwidth for all peripheral devices and allows room for the system to be upgraded with new or faster peripherals. The dedicated bus can also offer multimedia devices the higher bandwidth they require for applications such as 3-D graphics, digital audio, and motion video.

REFERENCES:
patent: 5568619 (1996-10-01), Blackledge et al.
patent: 5638334 (1997-06-01), Farmwald et al.
"Computers & Peripherals, " EDN, Apr. 25, 1996, pp. 193-197.
"Embedded Systems," EDN, Apr. 25, 1996, p. 189.
"PCI Local Bus Specification, " PCI Special Interest Group, Revision 2.1, Jun. 1, 1995, Chapters 1-3, and 6, and appendix B.
"Products from the PCI Show," EDN, Apr. 25, 1996, pp. 99-114.
Quinnell, Richard A., "The Mighty Morphin'PCI Bus," EDN, Apr. 25, 1996, pp. 58-68.
Schweber, Bill, "PCI Mezzanine Card Includes Data Transfer, DSP Capability," EDN, Apr. 25, 1996, p. 44.
Wright, Maury, "Coalition Defines Standard for PC-Motherboard Design," EDN, Apr. 25, 1996. p. 36.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bus interfacing device for interfacing a secondary peripheral bu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus interfacing device for interfacing a secondary peripheral bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus interfacing device for interfacing a secondary peripheral bu will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-868483

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.