Low power multiplier

Details Low power multiplier Low power multiplier

1995-04-21

1998-10-06

Ngo, Chuong Dinh

Boots, shoes, and leggings

36476003, G06F 752

Patent

active

058187430

ABSTRACT:
A digital multiplier 110 for multiplying a plurality of multiplicand signals X0-X23 representing a multiplicand and a plurality of multiplier signals Y0-Y23 representing a multiplier. In it, a plurality of intermediate results signals, such as partial product signals, are generated from the multiplicand signals and the multiplier signals. A plurality of adder circuits 40 are also provided for adding the intermediate results signals to generate a plurality of final result signals representing the result of multiplying the multiplicand and the multiplier, wherein at least some of the adder circuits receive first signals representing intermediate addition results from at least two prior adder stages and also receive second signals representing intermediate results generated as the result of only a single addition. Finally, a plurality of delay elements 70 are placed in selected second signal lines so as to delay the arrival of the second signals to the at least some of the adder circuits so as to synchronize the arrival of the inputs to the at least some of the adder circuits.

REFERENCES:
patent: 4811270 (1989-03-01), Nash
patent: 4982355 (1991-01-01), Nishimura et al.
patent: 5010509 (1991-04-01), Cox et al.
patent: 5153848 (1992-10-01), Elkind et al.
patent: 5333119 (1994-07-01), Raatz et al.
A.D. Booth, "A signed Binary Multiplication Technique", The Quarterly Journal of Mechanics and Applied Mathematics vol. IV, 1951, pp. 236-240.
C.S. Wallace, "A Suggestion for a Fast Multiplier", IEEE Transactions on Electronic Computers, Feb. 1964, pp. 14-17.
L. Dadda, Some Schemes for Parallel Multipliers, Alta Frequenzia, vol. XXXIV, No. 5, May 1965, pp. 349-356.
L. Dadda, "On Parallel Digital Multipliers", Alta Frequenzia, vol. XLV, No. 10, Oct. 1976, pp. 574-580.
P.J. Song, "Circuit and Architecture Trade-offs for High-Speed Multiplication", IEEE Journal of Solid-State Circuits, vol. 26, No. 9, Sep. 1991, pp. 1184-1198.
Ching-Long, Su, "Low Power Architecture Design and Compilation Techniques for High-Performance Processors", IEEE Reprint 1063-6390/94, 1994, pp. 489-498.
C. Lemonds, "A Low Power 16 by 16 Multiplier Using Transition Reduction Circuitry", Int'l Workshop on L/P Design, Dig. Tech. papers, Apr. 1994, pp. 139-142.
Leijten, et al. "Analysis and Reduction of Glitches in Synchronous Networks", European Design & Test Conf., Dig. Tech. papers, Mar. 1995, pp. 398-403.

Affiliated with

Also associated with

Rating

Low power multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-86283