Boots – shoes – and leggings
Patent
1984-03-30
1987-01-27
Malzahn, David H.
Boots, shoes, and leggings
G06F 750
Patent
active
046398880
ABSTRACT:
A parallel combinational logic system has a shortened carry run for two binarily-coded numbers upon consideration of an input carry. In order to shorten the carry throughput time, two alternative carries are respectively formed, group-wise, from the sums of the operands in first combinational logic units, the actual result carries being selected therefrom and from a decision logic unit, upon consideration of other group carries. These result carries are supplied to second combinational logic units at whose inputs the operands to be combined are applied. Under the control of the result carries, the operands are combined group-wise with one another or, respectively, the final result is selected from two alternative intermediate results.
REFERENCES:
patent: 3100835 (1963-08-01), Bedrij
patent: 3316393 (1967-04-01), Ruthazer
patent: 3993891 (1976-11-01), Beck et al.
patent: 4525797 (1985-06-01), Holden
Anderson, "Fire-Level Combinations Sum Predict & Carry Propagate Adder", IBM Tech. Disclosure Bulletin, vol. 14, No. 1, Jun. '71, pp. 112-113.
Unger, "Tree Realizations of Iterative Circuits", IEEE Trans. on Computers, vol. C-26, No. 4, Apr. 1977, pp. 365-383.
Sklansky, J., "Conditional-Sum Addition Logic", IRE Transactions on Electronic Computers, 1960, pp. 226-231.
Malzahn David H.
Siemens Aktiengesellschaft
LandOfFree
Circuit arrangement for accelerated carry formation in an adder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit arrangement for accelerated carry formation in an adder , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit arrangement for accelerated carry formation in an adder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-862771