Processor for performing shift operations on packed data

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395564, G06F 501

Patent

active

058187391

ABSTRACT:
A processor. The processor includes a decoder being coupled to receive a control signal. The control signal has a first source address, a second source address, a destination address, and an operation field. The first source address corresponds to a fist location. The second source address corresponds to a second location. The destination address corresponds to a third location. The operation field indicates that a type of packed data shift operation is to be performed. The processor further includes a circuit being coupled to the decoder. The circuit is for shifting a first packed data being stored at the first location by a value being stored at the second location. The circuit is further for communicating a corresponding result packed data to the third location.

REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4451883 (1984-05-01), Stanley et al.
patent: 4498177 (1985-02-01), Larson
patent: 4583197 (1986-04-01), Chappell et al.
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4890251 (1989-12-01), Nitta et al.
patent: 4931971 (1990-06-01), Cook et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5295250 (1994-03-01), Komoto et al.
patent: 5327571 (1994-07-01), McMinn et al.
patent: 5379240 (1995-01-01), Byrne
patent: 5408670 (1995-04-01), Daries
patent: 5418915 (1995-05-01), Matuda et al.
patent: 5477543 (1995-12-01), Purell
patent: 5481746 (1996-01-01), Schiffleger et al.
Sun Microsystem, Inc. SPARC Technologn Business Ultra SPARC, "Ultra SPARC Multimedia Capabilities One-Chip Support for Real-Time Video & Advance Graphics", Sep. 1994, 8 pp.
Microprocessor Report, Brain Case, "Philips Hopes to Displace DSPs with VLIW:Tri Media Processors Aimed at Future Multimedia Embedded Apps," Dec. 5, 1994, pp. 12-18.
Microprocessor Report, Linley Gwennap, New Pa-RISC Processor Decodeds MPEG Video: HP'PA-7100LC Uses New Instructions to Eliminate Decoder Chip, Jan. 24, 1994, pp. 16-17.
MC88110 Second Generation-RISC Microprocessor User's Manual pp. 1-23 (Sep. 1992), pp. 2-1 through 2-22, 3-1 through 3-32, pp.5-1 through 5-25, pp. 10-62 through 10-71, Index 1 through 17, 21 thru 2-20, 3-1 thru 3-32, 1-1 thru 1-9 & 11-12-123.
MC88110 Programmer's Reference Guide, pp. 1-4, Jan. 1992.
Intel i750, i860TM, i960 Processors and Related Products, pp. 1-3 (1993).
Motorola MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc. 1991, Table of Contents (9 pp.).
Motorola Semiconductor Technical Data, Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola, Inc. 1992, pp. 1-11.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Processor for performing shift operations on packed data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor for performing shift operations on packed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor for performing shift operations on packed data will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-86222

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.