1996-10-25
1999-08-03
Heckler, Thomas M.
39520062, G06F 15163
Patent
active
059336234
ABSTRACT:
A synchronous data transfer system includes an oscillation circuit and a plurality of nodes connected to the oscillation circuit. Each node includes at least an internal logic circuit. Each of the nodes outputs a phase reference signal indicating phase of the clock signal, data processed by the internal logic circuit in response to the phase reference signal, and a transfer end signal indicating an end of transferring the data, respectively, in synchronism with the clock signal. A phase reference signal bus is connected to each node. A data bus is connected to each node for transmitting the data and a transfer end signal bus is connected to each node for transmitting the transfer end signal. A sender node includes a sending unit for sending data to a receiver node with a delay after the phase reference signal transmitted to the phase reference signal bus by the sender node, and sending simultaneously the transfer end signal to the receiver node. The receiver node includes a selecting unit for converting the phase reference signal into phase information to select a clock signal having a predetermined phase based on the received clock signal and a receiving unit for receiving data from the sender node using the selected clock signal.
REFERENCES:
patent: 4885538 (1989-12-01), Hoenniger, III et al.
patent: 5530884 (1996-06-01), Sprague et al.
patent: 5548226 (1996-08-01), Takekuma et al.
patent: 5634070 (1997-05-01), Robinson
Takekuma Toshitsugu
Umemura Masaya
Heckler Thomas M.
Hitachi , Ltd.
LandOfFree
Synchronous data transfer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous data transfer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous data transfer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-858200