Boots – shoes – and leggings
Patent
1989-11-13
1992-07-21
LaRoche, Eugene R.
Boots, shoes, and leggings
364786, G06F 750
Patent
active
051329212
ABSTRACT:
A digital computing system comprises first, second, third, fourth, fifth, and sixth multi-bit binary signal sources and first and second binary adders. Each binary adder has a plurality of parallel stages equal in number to the bits of the signals. Each stage of each adder has a first full adder and a second full adder. Each full adder has an addend input, an augend input, a carry input, a sum output, and a carry output. In the first adder, the first source is connected to the addend input of the first full adder, the second source is connected to the augend input of the first full adder, the third source is connected to the carry input of the first full adder, the sum output of the first full adder is connected to the addend input of the second full adder, the carry output of the first full adder is connected to the carry input of the next higher order stage of the second full adder, and the fourth source is connected to the augend input of the second full adder. The full adders are implemented with low-level, non-saturating, bipolar differential logic circuitry, which greatly reduces the power dissipation at high data processing speeds. The circuitry is physically laid out on an integrated circuit chip so the stages within an adder are contiguous to each other in bit order and/or the corresponding stages of different adders are aligned with each other.
REFERENCES:
patent: 3519810 (1970-07-01), Priel et al.
patent: 3535502 (1970-10-01), Clapper
patent: 3700875 (1972-10-01), Saenger et al.
patent: 4052604 (1977-10-01), Maitland et al.
patent: 4215418 (1980-07-01), Muramatsu
patent: 4228520 (1980-10-01), Letteney et al.
patent: 4449197 (1984-05-01), Henry et al.
patent: 4675837 (1987-06-01), Ulbrich et al.
patent: 4677584 (1987-06-01), Steck
patent: 4689763 (1987-08-01), Fang
patent: 4740907 (1988-04-01), Shimizu et al.
Shen, D. T. et al., "4-2 Carry-Save Adder Implementation Using Send Circuits", IBM Technical Disclosure Bulletin; vol. 20, No. 9; Feb. 1978; pp. 3594-3597.
Weinberger, A.; "4-2 Carry-Save Adder Module"; IBM Technical Disclosure Bulletin; vol. 23, No. 8; Jan. 1981; pp. 3811-3814.
Beraud, J. P. et al., "High Speed Accumulator"; IBM Technical Disclosure Bulletin; vol. 17, No. 1; Jun. 1974; pp. 118-119.
Baller Howard H.
Conilogue Randall L.
Kelley Edwin A.
Alkov Leonard A.
Denson-Low Wanda K.
Hughes Aircraft Company
LaRoche Eugene R.
Lee Benny T.
LandOfFree
High speed digital computing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed digital computing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed digital computing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-849845