Programmable FIFO buffer

Details Programmable FIFO buffer Programmable FIFO buffer

1986-07-03

1988-06-07

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 300

Patent

active

047501499

ABSTRACT:
A programmable FIFO buffer is disclosed which including a (serial) input register, a control register, a (parallel-input parallel-output-type) FIFO buffer, a (serial) output register, and another control register. The input register is for receiving signals representing in serial format a word of data and for developing signals representing the data word converted to parallel format. The former control register is for controlling the serial-to-parallel conversion process. The (parallel-input parallel-output-type) FIFO buffer is for storing the data word. The output register is for receiving from the buffer, signals representing in parallel format a word of data stored in the buffer and for developing signals representing the stored data word converted to serial format. And, the latter control register is for controlling the parallel-to-serial conversion process.

REFERENCES:
patent: 4298936 (1981-11-01), Shapiro
patent: 4497041 (1985-01-01), Braun

Affiliated with

Also associated with

Rating

Programmable FIFO buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable FIFO buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable FIFO buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-848898