Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-06-28
1999-12-07
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327219, 327142, 326 94, H03K 3037
Patent
active
059990295
ABSTRACT:
A meta-hardened circuit that reduces the effects of metastability preferably includes a pulse generator coupled to receive a first clock signal and generate in response thereto a second clock signal and an enable signal. A buffer, preferably tri-state, is coupled to receive a first data signal and the enable signal and generate in response thereto a second data signal. A bi-stable device, such as a flip-flop, is coupled to receive the second clock signal and the second data signal. The pulse generator preferably includes a combining device and a delay device. The buffer preferably includes at least one tri-state inverter and a keeper circuit. A method to reduce the metastability effects preferably includes the step of generating a delay between a second data input signal and a second clock signal that is greater than a delay between a first data input signal and a first clock signal. The step of generating preferably occurs in one clock cycle. The method also preferably includes generating an enable pulse by generating a second clock signal in response to a first clock signal and combining the first and second clock signals to generate the enable signal, and generating a second data input signal in response to a first data input signal, where generating the second data input signal includes receiving an enable signal. The method preferably includes the step of generating an output signal in response to the second data input signal and the second clock signal, the output signal having a reduced metastable effect.
REFERENCES:
patent: 4093878 (1978-06-01), paschal et al.
patent: 4963772 (1990-10-01), Dike
patent: 4999528 (1991-03-01), Keech
patent: 5014226 (1991-05-01), Horstmann et al.
patent: 5036221 (1991-07-01), Brucceleri et al.
patent: 5045801 (1991-09-01), Mowery
patent: 5047658 (1991-09-01), Shrock et al.
patent: 5118974 (1992-06-01), Yarbrough et al.
patent: 5140180 (1992-08-01), Crafts et al.
patent: 5225723 (1993-07-01), Drako et al.
patent: 5231313 (1993-07-01), Itoh
patent: 5321368 (1994-06-01), Hoelzle
patent: 5365122 (1994-11-01), Rackley
patent: 5391935 (1995-02-01), Gersbach et al.
patent: 5398000 (1995-03-01), Wu
patent: 5453708 (1995-09-01), Gupta
patent: 5463340 (1995-10-01), Takabatake et al.
patent: 5557225 (1996-09-01), Denham et al.
patent: 5629643 (1997-05-01), Moughanni et al.
patent: 5636165 (1997-06-01), Amatangelo et al.
How to Detect Metastability Problems; ASIC Technology; Hoang Nguyen; Feb. 1993.
IBM Technical Disclosure Bulletin; Circuit Scheme to Improve Chip Data Hold Time; vol. 33, No. 7; Dec. 1, 1990; pp. 185-189; XP000108430.
Nguyen Hoang P.
Schultz Richard T.
Adolphe Eunja
Callahan Timothy P.
LSI Logic Corporation
LandOfFree
Meta-hardened flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Meta-hardened flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Meta-hardened flip-flop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-828485