Memory controller for controlling different memory types and gen

Details Memory controller for controlling different memory types and gen Memory controller for controlling different memory types and gen

1995-10-27

1999-03-16

Chan, Eddie P.

395433, 395494, G06F 314

Patent

active

058840672

ABSTRACT:
A memory controller method and apparatus wherein data to be written to a memory device is stored in a data queue, the data queue has a plurality of entries wherein at least two of the entries are combined to store a single datum, the single datum is wider than a single entry of the entries and addresses associated with the stored data of the data queue are stored in an address queue, thereby providing a circular write buffer. Specific memory modules of a plurality of memory modules to be refreshed are indicated to a refresh controller to thereby selectively control which of the memory modules are refreshed by the refresh controller. Access is controlled to the plurality of memory modules, each of the memory modules having an associated type. Configuration status information indicating the associated type for each of the memory modules is stored so that, if an access operation is performed to a wrong type, uncorrectable error faults are generated and can be detected. Planar data packing is performed by receiving a plurality of unpacked video data from the memory device, each of the unpacked video data having at least two channels of information, and packing the unpacked video data into packed video data by stripping at least one channel from each of the plurality of unpacked video data and then combining any remaining unstripped channel data, prior to sending the packed video data to a bus master. Planar data unpacking is performed by receiving the packed video data from the bus master, the packed video data having at least one missing channel of the at least two channels of the unpacked video data, and then expanding the packed video data to unpacked video data for storage in the memory device, thereby providing video data translation.

REFERENCES:
patent: 4316244 (1982-02-01), Grondalski
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4672609 (1987-06-01), Humphrey et al.
patent: 4679139 (1987-07-01), Durbin
patent: 4682284 (1987-07-01), Schrofer et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 4899146 (1990-02-01), Podolak et al.
patent: 4965723 (1990-10-01), Kirk et al.
patent: 4980850 (1990-12-01), Morgan
patent: 5113369 (1992-05-01), Kinoshita
patent: 5162788 (1992-11-01), Lundblad et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5241642 (1993-08-01), Norsworthy et al.
patent: 5251298 (1993-10-01), Nally
patent: 5261074 (1993-11-01), Solomon et al.
patent: 5261080 (1993-11-01), Khoyi et al.
patent: 5265231 (1993-11-01), Nuwaysen
patent: 5287478 (1994-02-01), Johnston et al.
patent: 5301278 (1994-04-01), Bowater et al.
patent: 5323489 (1994-06-01), Bird
patent: 5325513 (1994-06-01), Tanaka et al.
patent: 5357621 (1994-10-01), Cox
patent: 5388207 (1995-02-01), Chia et al.
patent: 5404480 (1995-04-01), Suzuki
patent: 5454091 (1995-09-01), Sites et al.
patent: 5471632 (1995-11-01), Gavin et al.
patent: 5546553 (1996-08-01), Robertson et al.

Affiliated with

Also associated with

Rating

Memory controller for controlling different memory types and gen does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller for controlling different memory types and gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller for controlling different memory types and gen will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-825506