Memory system with error storage

Details Memory system with error storage Memory system with error storage

1982-03-26

1984-09-18

Atkinson, Charles E.

Excavating

G06F 1110

Patent

active

044728050

ABSTRACT:
A memory system stores bits which are read-out internally a word at a time and from which one or more bits may be selected for external read-out. Each time a bit is written into the memory the parity of the word into which the bit is written is checked and a parity bit generated and stored for the word. The parity of the words originally read internally from the memory is checked and any parity errors detected are stored as error signals. Each time a word subsequently is read internally from the memory, if there is stored for that word an error signal, and if it is also determined that the bit selected from that word for external read-out is in error, that bit automatically is corrected even if the parity of the word is found to be correct.

REFERENCES:
patent: 3972033 (1976-07-01), Cislaghi et al.
patent: 4038537 (1977-07-01), Cassarino, Jr. et al.
patent: 4044328 (1977-08-01), Herff
patent: 4360917 (1982-11-01), Sindelar et al.

Affiliated with

Also associated with

Rating

Memory system with error storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system with error storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system with error storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-797160