Patent
1994-06-22
1996-05-28
Lall, Parshotam S.
G06F 1580
Patent
active
055220835
ABSTRACT:
There is disclosed a multiprocessor system and method arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having communication links to several memories without restriction. A crossbar switch serves to establish the processor memory links and an inter-processor communication link allows the processors to communicate with each other for the purpose of establishing operational modes. A parameter memory, accessible via the crossbar switch, is used in conjunction with the communication link for control purposes. The entire image processor, including the individual processors, the crossbar switch and the memories, is contained on a single silicon chip.
REFERENCES:
patent: 3551894 (1970-12-01), Lehman et al.
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4633245 (1986-12-01), Blout et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4747043 (1988-05-01), Rodman
patent: 4807184 (1989-02-01), Shelor
patent: 4809169 (1989-02-01), Sfarti et al.
patent: 4811210 (1989-03-01), McAulay
patent: 4843540 (1989-06-01), Stolfo
patent: 4860201 (1989-08-01), Stolfo et al.
patent: 4891787 (1990-01-01), Gifford
patent: 5050065 (1991-09-01), Dartois et al.
patent: 5053942 (1991-10-01), Srini
patent: 5055997 (1991-10-01), Sluijter et al.
A. M. Despain, et al., "High Performance Prolog, The Multiplicative Effect of Several Levels of Implementation", IEEE, pp. 178-184, 1986.
"The Connection Machine", by W. D. Hillis, published in The MIT Press (1985).
"Handling Real Time Images Comes Naturally to Systolic Array Chip", by Hannaway, Shea, Bishop, in Electronic Design, pp. 289-300 (1984).
"Systolic Array Chip Recognizes Visual Patterns Quicker Than A Wink", by W. W. Smith, P. Sullivan, in Electronic Design, pp. 257-266 (1984).
"Real Time 3D Object Tracking in a Rapid Prototyping Environment", by Robert J. Gove, in Electronic Imaging '88 (1988).
"Integration of Symbolic and Multiple Digital Signal Processors with the Explorer/Odyssey for Image Processing and Understanding Applications", by Robert J. Gove, in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 968-971 (May, 1987).
"The Use of Parallel-Processing Computers in Digital Image Processing", by Lew Brown, published by Alliant Computer Systems Corp., Littleton, MA.
"Vitec Parallel C Compiler", by T. Butler, published by Visual Information Technologies, Inc., Plato, TX, pp. 741-747.
"A Single Board Image Computer with 64 Parallel Processors", by Stephen Wilson, published in Electronic Imaging '87, International Electronic Imaging Exposition & Conference (1987), pp. 470-475.
"The Androx Parallel Image Array Processor", by Wayne Threatt, in Electronic Imaging '87, International Electronic Imaging Exposition & Conference (1987), pp. 1061-1064.
"Design of a Massively Parallel Processor", by Kenneth Batcher, IEEE Transactions on Computers, vol. C-29, No. 9 (1980).
"High Resolution Frame Grabbing and Processing Through Parallel Architecture", by Daniel Crevier, published by Coreco, Inc., Quebec, Canada.
"Multiple Digital Signal Processor Environment for Intelligent Signal Processing", by Gass, et al., in Procedings of the IEEE, vol. 75, No. 9 (Sep. 1987), pp. 1246-125.
"Architecture and Design of the Mars Hardware Accelerator", Agra Wall, et al., in 24th ACM/IEEE Design Automation Conference (1987), pp. 101-107.
"Digital Video & Image Processing", by O'Brien, Mather & Holland, published by Plessey Semiconductors (1989).
"An Architectural Study, Design and Implementation of Digital Image Acquistion, Processing and Display Systems in the Micro-processor-Based Personal Computers and Charge-Coupled Device Imaging Technology", a dissertation by Robert J. Gass, SMU (1986).
"A Medium Grained Parallel Computer for Image Processing", by R. S. Cok, published by Digital Technology Center, Eastman Kodak Co., Rochester, N.Y.
Balmer Keith
Gove Robert J.
Guttag Karl M.
Ing-Simmons Nicholas K.
Donaldson Richard L.
Ellis Richard L.
Kesterson James C.
Lall Parshotam S.
Marshall, Jr. Robert D.
LandOfFree
Reconfigurable multi-processor operating in SIMD mode with one p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable multi-processor operating in SIMD mode with one p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable multi-processor operating in SIMD mode with one p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-795301