Multiple block line prediction

Details Multiple block line prediction Multiple block line prediction

1995-03-10

1996-12-03

Eng, David Y.

Boots, shoes, and leggings

3649469, 364948, 3642624, 3642617, G06F 930

Patent

active

055817190

ABSTRACT:
A pipelined processor includes an instruction box including a register mapper, to map register operand fields of a set of instructions and an instruction scheduler, fed by said set of instructions, to reorder the issuance of said set of instructions from said instruction processor. The mapped register operand fields are associated with the corresponding instructions of said reordered set of instructions prior to issuance of the instructions. The processor further includes a branch prediction table which maps a stored pattern of past histories associated with a branch instruction to a more likely prediction direction of the branch instruction. The processor further includes a memory reference tagging store associated with the instruction scheduler so that the scheduler can reorder memory reference instructions without knowing the actual memory location addressed by the memory reference instruction.

REFERENCES:
patent: 4003033 (1977-01-01), O'Keefe
patent: 4200927 (1980-04-01), Hughes
patent: 4200928 (1980-04-01), Allan
patent: 4722050 (1988-01-01), Lee
patent: 4860197 (1989-08-01), Langendorf
patent: 4881194 (1989-11-01), Spragne
patent: 4894772 (1990-01-01), Langendorf
patent: 4992932 (1991-02-01), Ohshima
patent: 5127091 (1992-06-01), Bonfarah
patent: 5283873 (1994-02-01), Steely, Jr. et al.
Two-Level Adaptive Training branch prediction Yeh et al. International Symposium on Microarchitecture After Nov. 18-20, 1991 Paper #0-89791-460-0/91/0011/0051.
Instruction Reordering for Fork-Join Parallelism, After Jun. 20-22, 1990 Paper # 0-89791-364-7/90/0006/0322.
Alternative Implementations of Two-Level Adaptive Branch Prediction, Yeh, et al. The 19th Annual Syposium on Computer Architecture May 1992.
U.S. patent application Ser. No. 07/546,364 I-Cache Next Line Prediction.
U.S. patent application Ser. No. 07/546,411 One Cycle Register Mapping.
Dynamic Instruction Scheduling and The Astronautics ZS-1, James E. Smith, Jul. 1989, Computer Magazine.

Affiliated with

Also associated with

Rating

Multiple block line prediction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple block line prediction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple block line prediction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-794190